/*
|
/*
|
atahost.h -- ATA Host code simulation
|
atahost.h -- ATA Host code simulation
|
Copyright (C) 2002 Richard Herveille, rherveille@opencores.org
|
Copyright (C) 2002 Richard Herveille, rherveille@opencores.org
|
|
|
This file is part of OpenRISC 1000 Architectural Simulator
|
This file is part of OpenRISC 1000 Architectural Simulator
|
|
|
This program is free software; you can redistribute it and/or modify
|
This program is free software; you can redistribute it and/or modify
|
it under the terms of the GNU General Public License as published by
|
it under the terms of the GNU General Public License as published by
|
the Free Software Foundation; either version 2 of the License, or
|
the Free Software Foundation; either version 2 of the License, or
|
(at your option) any later version
|
(at your option) any later version
|
|
|
This program is distributed in the hope that it will be useful,
|
This program is distributed in the hope that it will be useful,
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
GNU General Public License for more details.
|
GNU General Public License for more details.
|
|
|
You should have received a copy of the GNU General Public License
|
You should have received a copy of the GNU General Public License
|
along with this program; if not, write to the Free Software
|
along with this program; if not, write to the Free Software
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
*/
|
*/
|
|
|
/*
|
/*
|
* Definitions for the Opencores ATA Host Controller Core
|
* Definitions for the Opencores ATA Host Controller Core
|
*/
|
*/
|
|
|
#ifndef __OR1KSIM_ATAH_H
|
#ifndef __OR1KSIM_ATAH_H
|
#define __OR1KSIM_ATAH_H
|
#define __OR1KSIM_ATAH_H
|
|
|
#include "atadevice.h"
|
#include "atadevice.h"
|
|
|
/* --- Register definitions --- */
|
/* --- Register definitions --- */
|
|
|
/* ----- Core Registers */
|
/* ----- Core Registers */
|
#define ATA_CTRL 0x00 /* Control register */
|
#define ATA_CTRL 0x00 /* Control register */
|
#define ATA_STAT 0x04 /* Status register */
|
#define ATA_STAT 0x04 /* Status register */
|
#define ATA_PCTR 0x08 /* PIO command timing register */
|
#define ATA_PCTR 0x08 /* PIO command timing register */
|
#define ATA_PFTR0 0x0c /* PIO Fast Timing register Device0 */
|
#define ATA_PFTR0 0x0c /* PIO Fast Timing register Device0 */
|
#define ATA_PFTR1 0x10 /* PIO Fast Timing register Device1 */
|
#define ATA_PFTR1 0x10 /* PIO Fast Timing register Device1 */
|
#define ATA_DTR0 0x14 /* DMA Timing register Device2 */
|
#define ATA_DTR0 0x14 /* DMA Timing register Device2 */
|
#define ATA_DTR1 0x18 /* DMA Timing register Device1 */
|
#define ATA_DTR1 0x18 /* DMA Timing register Device1 */
|
#define ATA_TXB 0x3c /* DMA Transmit buffer */
|
#define ATA_TXB 0x3c /* DMA Transmit buffer */
|
#define ATA_RXB 0x3c /* DMA Receive buffer */
|
#define ATA_RXB 0x3c /* DMA Receive buffer */
|
|
|
|
|
/* ---------------------------- */
|
/* ---------------------------- */
|
/* ----- Bits definitions ----- */
|
/* ----- Bits definitions ----- */
|
/* ---------------------------- */
|
/* ---------------------------- */
|
|
|
/* ----- Core Control register */
|
/* ----- Core Control register */
|
/* bits 31-16 are reserved */
|
/* bits 31-16 are reserved */
|
#define ATA_DMA_EN (0<<15) /* DMAen, DMA enable bit */
|
#define ATA_DMA_EN (0<<15) /* DMAen, DMA enable bit */
|
/* bit 14 is reserved */
|
/* bit 14 is reserved */
|
#define ATA_DMA_WR (1<<14) /* DMA Write transaction */
|
#define ATA_DMA_WR (1<<14) /* DMA Write transaction */
|
#define ATA_DMA_RD (0<<14) /* DMA Read transaction */
|
#define ATA_DMA_RD (0<<14) /* DMA Read transaction */
|
/* bits 13-10 are reserved */
|
/* bits 13-10 are reserved */
|
#define ATA_BELEC1 (1<< 9) /* Big-Little endian conversion */
|
#define ATA_BELEC1 (1<< 9) /* Big-Little endian conversion */
|
/* enable bit for Device1 */
|
/* enable bit for Device1 */
|
#define ATA_BELEC0 (1<< 8) /* Big-Little endian conversion */
|
#define ATA_BELEC0 (1<< 8) /* Big-Little endian conversion */
|
/* enable bit for Device0 */
|
/* enable bit for Device0 */
|
#define ATA_IDE_EN (1<< 7) /* IDE core enable bit */
|
#define ATA_IDE_EN (1<< 7) /* IDE core enable bit */
|
#define ATA_FTE1 (1<< 6) /* Device1 Fast PIO Timing Enable bit */
|
#define ATA_FTE1 (1<< 6) /* Device1 Fast PIO Timing Enable bit */
|
#define ATA_FTE0 (1<< 5) /* Device0 Fast PIO Timing Enable bit */
|
#define ATA_FTE0 (1<< 5) /* Device0 Fast PIO Timing Enable bit */
|
#define ATA_PWPP (1<< 4) /* PIO Write Ping-Pong Enable bit */
|
#define ATA_PWPP (1<< 4) /* PIO Write Ping-Pong Enable bit */
|
#define ATA_IORDY_FTE1 (1<< 3) /* Device1 Fast PIO Timing IORDY */
|
#define ATA_IORDY_FTE1 (1<< 3) /* Device1 Fast PIO Timing IORDY */
|
/* enable bit */
|
/* enable bit */
|
#define ATA_IORDY_FTE0 (1<< 2) /* Device0 Fast PIO Timing IORDY */
|
#define ATA_IORDY_FTE0 (1<< 2) /* Device0 Fast PIO Timing IORDY */
|
/* enable bit */
|
/* enable bit */
|
#define ATA_IORDY (1<< 1) /* PIO Command Timing IORDY enable bit*/
|
#define ATA_IORDY (1<< 1) /* PIO Command Timing IORDY enable bit*/
|
#define ATA_RST (1<< 0) /* ATA Reset bit */
|
#define ATA_RST (1<< 0) /* ATA Reset bit */
|
|
|
/* ----- Core Status register */
|
/* ----- Core Status register */
|
#define ATA_DEVID 0xf0000000 /* bits 31-28 Device-ID */
|
#define ATA_DEVID 0xf0000000 /* bits 31-28 Device-ID */
|
#define ATA_REVNO 0x0f000000 /* bits 27-24 Revision number */
|
#define ATA_REVNO 0x0f000000 /* bits 27-24 Revision number */
|
/* bits 23-16 are reserved */
|
/* bits 23-16 are reserved */
|
#define ATA_DMA_TIP (1<<15) /* DMA Transfer in progress */
|
#define ATA_DMA_TIP (1<<15) /* DMA Transfer in progress */
|
/* bits 14-10 are reserved */
|
/* bits 14-10 are reserved */
|
#define ATA_DRBE (1<<10) /* DMA Receive buffer empty */
|
#define ATA_DRBE (1<<10) /* DMA Receive buffer empty */
|
#define ATA_DTBF (1<< 9) /* DMA Transmit buffer full */
|
#define ATA_DTBF (1<< 9) /* DMA Transmit buffer full */
|
#define ATA_DMARQ (1<< 8) /* DMARQ Line status */
|
#define ATA_DMARQ (1<< 8) /* DMARQ Line status */
|
#define ATA_PIO_TIP (1<< 7 /* PIO Transfer in progress */
|
#define ATA_PIO_TIP (1<< 7 /* PIO Transfer in progress */
|
#define ATA_PWPPF (1<< 6) /* PIO write ping-pong full */
|
#define ATA_PWPPF (1<< 6) /* PIO write ping-pong full */
|
/* bits 5-1 are reserved */
|
/* bits 5-1 are reserved */
|
#define ATA_IDEIS (1<< 0) /* IDE Interrupt status */
|
#define ATA_IDEIS (1<< 0) /* IDE Interrupt status */
|
|
|
|
|
/* ----- Core Timing registers */
|
/* ----- Core Timing registers */
|
#define ATA_TEOC 24 /* End of cycle time DMA/PIO */
|
#define ATA_TEOC 24 /* End of cycle time DMA/PIO */
|
#define ATA_T4 16 /* DIOW- data hold time PIO */
|
#define ATA_T4 16 /* DIOW- data hold time PIO */
|
#define ATA_T2 8 /* DIOR-/DIOW- pulse width PIO */
|
#define ATA_T2 8 /* DIOR-/DIOW- pulse width PIO */
|
#define ATA_TD 8 /* DIOR-/DIOW- pulse width DMA */
|
#define ATA_TD 8 /* DIOR-/DIOW- pulse width DMA */
|
#define ATA_T1 0 /* Address valid to DIOR-/DIOW- PIO */
|
#define ATA_T1 0 /* Address valid to DIOR-/DIOW- PIO */
|
#define ATA_TM 0 /* CS[1:0]valid to DIOR-/DIOW- DMA */
|
#define ATA_TM 0 /* CS[1:0]valid to DIOR-/DIOW- DMA */
|
|
|
|
|
/* ----------------------------- */
|
/* ----------------------------- */
|
/* ----- Simulator defines ----- */
|
/* ----- Simulator defines ----- */
|
/* ----------------------------- */
|
/* ----------------------------- */
|
#define ATA_ADDR_SPACE 0x80
|
#define ATA_ADDR_SPACE 0x80
|
|
|
|
|
/* ---------------------------- */
|
/* ---------------------------- */
|
/* ----- Structs ----- */
|
/* ----- Structs ----- */
|
/* ---------------------------- */
|
/* ---------------------------- */
|
typedef struct{
|
typedef struct{
|
/* Base address in memory */
|
/* Base address in memory */
|
oraddr_t baseaddr;
|
oraddr_t baseaddr;
|
|
|
/* Which IRQ to generate */
|
/* Which IRQ to generate */
|
int irq;
|
int irq;
|
|
|
/* ata host registers */
|
/* ata host registers */
|
struct {
|
struct {
|
int ctrl;
|
int ctrl;
|
int stat;
|
int stat;
|
int pctr;
|
int pctr;
|
int pftr0;
|
int pftr0;
|
int pftr1;
|
int pftr1;
|
int dtr0;
|
int dtr0;
|
int dtr1;
|
int dtr1;
|
int txb;
|
int txb;
|
int rxb;
|
int rxb;
|
} regs;
|
} regs;
|
|
|
/* connected ATA devices (slaves) */
|
/* connected ATA devices (slaves) */
|
ata_devices devices;
|
ata_devices devices;
|
} ata_host;
|
} ata_host;
|
|
|
/* ---------------------------- */
|
/* ---------------------------- */
|
/* ----- Prototypes ----- */
|
/* ----- Prototypes ----- */
|
/* ---------------------------- */
|
/* ---------------------------- */
|
void ata_reset(void *dat);
|
void ata_reset(void *dat);
|
uint32_t ata_read32( oraddr_t addr, void *dat );
|
uint32_t ata_read32( oraddr_t addr, void *dat );
|
void ata_write32( oraddr_t addr, uint32_t value, void *dat );
|
void ata_write32( oraddr_t addr, uint32_t value, void *dat );
|
void ata_status(void *dat);
|
void ata_status(void *dat);
|
|
|
|
|
/* ---------------------------- */
|
/* ---------------------------- */
|
/* ----- Macros ----- */
|
/* ----- Macros ----- */
|
/* ---------------------------- */
|
/* ---------------------------- */
|
#define is_ata_hostadr(adr) (!(adr & 0x40))
|
#define is_ata_hostadr(adr) (!(adr & 0x40))
|
|
|
// FIXME
|
// FIXME
|
#define ata_pio_delay(pioreg) ( (((pioreg >> ATA_T1) & 0xff) +1) + (((pioreg >> ATA_T2) & 0xff) +1) + (((pioreg >> ATA_T4) & 0xff) +1) +1 )
|
#define ata_pio_delay(pioreg) ( (((pioreg >> ATA_T1) & 0xff) +1) + (((pioreg >> ATA_T2) & 0xff) +1) + (((pioreg >> ATA_T4) & 0xff) +1) +1 )
|
#define ata_dma_delay(dmareg) ( (((dmareg >> ATA_TD) & 0xff) +1) + (((pioreg >> ATA_TM) & 0xff) +1) +1 )
|
#define ata_dma_delay(dmareg) ( (((dmareg >> ATA_TD) & 0xff) +1) + (((pioreg >> ATA_TM) & 0xff) +1) +1 )
|
|
|
#endif
|
#endif
|
|
|
