//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// OR1200's Top level multiplier and MAC ////
|
//// OR1200's Top level multiplier and MAC ////
|
//// ////
|
//// ////
|
//// This file is part of the OpenRISC 1200 project ////
|
//// This file is part of the OpenRISC 1200 project ////
|
//// http://www.opencores.org/cores/or1k/ ////
|
//// http://www.opencores.org/cores/or1k/ ////
|
//// ////
|
//// ////
|
//// Description ////
|
//// Description ////
|
//// Multiplier is 32x32 however multiply instructions only ////
|
//// Multiplier is 32x32 however multiply instructions only ////
|
//// use lower 32 bits of the result. MAC is 32x32=64+64. ////
|
//// use lower 32 bits of the result. MAC is 32x32=64+64. ////
|
//// ////
|
//// ////
|
//// To Do: ////
|
//// To Do: ////
|
//// - make it smaller and faster ////
|
//// - make it smaller and faster ////
|
//// ////
|
//// ////
|
//// Author(s): ////
|
//// Author(s): ////
|
//// - Damjan Lampret, lampret@opencores.org ////
|
//// - Damjan Lampret, lampret@opencores.org ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
// Revision 1.3 2001/10/21 17:57:16 lampret
|
// Revision 1.3 2001/10/21 17:57:16 lampret
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
|
//
|
//
|
// Revision 1.2 2001/10/14 13:12:09 lampret
|
// Revision 1.2 2001/10/14 13:12:09 lampret
|
// MP3 version.
|
// MP3 version.
|
//
|
//
|
// Revision 1.1.1.1 2001/10/06 10:18:38 igorm
|
// Revision 1.1.1.1 2001/10/06 10:18:38 igorm
|
// no message
|
// no message
|
//
|
//
|
//
|
//
|
|
|
// synopsys translate_off
|
// synopsys translate_off
|
`include "timescale.v"
|
`include "timescale.v"
|
// synopsys translate_on
|
// synopsys translate_on
|
`include "or1200_defines.v"
|
`include "or1200_defines.v"
|
|
|
module or1200_mult_mac(
|
module or1200_mult_mac(
|
// Clock and reset
|
// Clock and reset
|
clk, rst,
|
clk, rst,
|
|
|
// Multiplier/MAC interface
|
// Multiplier/MAC interface
|
ex_freeze, id_macrc_op, macrc_op, a, b, mac_op, alu_op, result, mac_stall_r,
|
ex_freeze, id_macrc_op, macrc_op, a, b, mac_op, alu_op, result, mac_stall_r,
|
|
|
// SPR interface
|
// SPR interface
|
spr_cs, spr_write, spr_addr, spr_dat_i, spr_dat_o
|
spr_cs, spr_write, spr_addr, spr_dat_i, spr_dat_o
|
);
|
);
|
|
|
parameter width = `OR1200_OPERAND_WIDTH;
|
parameter width = `OR1200_OPERAND_WIDTH;
|
|
|
//
|
//
|
// I/O
|
// I/O
|
//
|
//
|
|
|
//
|
//
|
// Clock and reset
|
// Clock and reset
|
//
|
//
|
input clk;
|
input clk;
|
input rst;
|
input rst;
|
|
|
//
|
//
|
// Multiplier/MAC interface
|
// Multiplier/MAC interface
|
//
|
//
|
input ex_freeze;
|
input ex_freeze;
|
input id_macrc_op;
|
input id_macrc_op;
|
input macrc_op;
|
input macrc_op;
|
input [width-1:0] a;
|
input [width-1:0] a;
|
input [width-1:0] b;
|
input [width-1:0] b;
|
input [`OR1200_MACOP_WIDTH-1:0] mac_op;
|
input [`OR1200_MACOP_WIDTH-1:0] mac_op;
|
input [`OR1200_ALUOP_WIDTH-1:0] alu_op;
|
input [`OR1200_ALUOP_WIDTH-1:0] alu_op;
|
output [width-1:0] result;
|
output [width-1:0] result;
|
output mac_stall_r;
|
output mac_stall_r;
|
|
|
//
|
//
|
// SPR interface
|
// SPR interface
|
//
|
//
|
input spr_cs;
|
input spr_cs;
|
input spr_write;
|
input spr_write;
|
input [31:0] spr_addr;
|
input [31:0] spr_addr;
|
input [31:0] spr_dat_i;
|
input [31:0] spr_dat_i;
|
output [31:0] spr_dat_o;
|
output [31:0] spr_dat_o;
|
|
|
//
|
//
|
// Internal wires and regs
|
// Internal wires and regs
|
//
|
//
|
wire [width-1:0] result;
|
wire [width-1:0] result;
|
reg [2*width-1:0] mul_prod_r;
|
reg [2*width-1:0] mul_prod_r;
|
reg [2*width-1:0] mac_r;
|
reg [2*width-1:0] mac_r;
|
wire [2*width-1:0] mul_prod;
|
wire [2*width-1:0] mul_prod;
|
wire [`OR1200_MACOP_WIDTH-1:0] mac_op;
|
wire [`OR1200_MACOP_WIDTH-1:0] mac_op;
|
reg [`OR1200_MACOP_WIDTH-1:0] mac_op_r1;
|
reg [`OR1200_MACOP_WIDTH-1:0] mac_op_r1;
|
reg [`OR1200_MACOP_WIDTH-1:0] mac_op_r2;
|
reg [`OR1200_MACOP_WIDTH-1:0] mac_op_r2;
|
reg [`OR1200_MACOP_WIDTH-1:0] mac_op_r3;
|
reg [`OR1200_MACOP_WIDTH-1:0] mac_op_r3;
|
reg mac_stall_r;
|
reg mac_stall_r;
|
wire [width-1:0] x;
|
wire [width-1:0] x;
|
wire [width-1:0] y;
|
wire [width-1:0] y;
|
wire spr_maclo_we;
|
wire spr_maclo_we;
|
wire spr_machi_we;
|
wire spr_machi_we;
|
|
|
//
|
//
|
// Combinatorial logic
|
// Combinatorial logic
|
//
|
//
|
assign result = (alu_op == `OR1200_ALUOP_MUL) ? mul_prod_r[31:0] : mac_r[59:28];
|
assign result = (alu_op == `OR1200_ALUOP_MUL) ? mul_prod_r[31:0] : mac_r[59:28];
|
assign spr_maclo_we = spr_cs & spr_write & spr_addr[`OR1200_MAC_ADDR];
|
assign spr_maclo_we = spr_cs & spr_write & spr_addr[`OR1200_MAC_ADDR];
|
assign spr_machi_we = spr_cs & spr_write & !spr_addr[`OR1200_MAC_ADDR];
|
assign spr_machi_we = spr_cs & spr_write & !spr_addr[`OR1200_MAC_ADDR];
|
assign spr_dat_o = spr_addr[`OR1200_MAC_ADDR] ? mac_r[31:0] : mac_r[63:32];
|
assign spr_dat_o = spr_addr[`OR1200_MAC_ADDR] ? mac_r[31:0] : mac_r[63:32];
|
`ifdef OR1200_LOWPWR_MULT
|
`ifdef OR1200_LOWPWR_MULT
|
assign x = (alu_op == `OR1200_ALUOP_MUL) | (|mac_op) ? a : 32'h0000_0000;
|
assign x = (alu_op == `OR1200_ALUOP_MUL) | (|mac_op) ? a : 32'h0000_0000;
|
assign y = (alu_op == `OR1200_ALUOP_MUL) | (|mac_op) ? b : 32'h0000_0000;
|
assign y = (alu_op == `OR1200_ALUOP_MUL) | (|mac_op) ? b : 32'h0000_0000;
|
`else
|
`else
|
assign x = a;
|
assign x = a;
|
assign y = b;
|
assign y = b;
|
`endif
|
`endif
|
|
|
//
|
//
|
// Instantiation of the multiplier
|
// Instantiation of the multiplier
|
//
|
//
|
`ifdef OR1200_ASIC_MULTP2_32X32
|
`ifdef OR1200_ASIC_MULTP2_32X32
|
or1200_amultp2_32x32 or1200_amultp2_32x32(
|
or1200_amultp2_32x32 or1200_amultp2_32x32(
|
.X(x),
|
.X(x),
|
.Y(y),
|
.Y(y),
|
.RST(rst),
|
.RST(rst),
|
.CLK(clk),
|
.CLK(clk),
|
.P(mul_prod)
|
.P(mul_prod)
|
);
|
);
|
`else
|
`else
|
or1200_gmultp2_32x32 or1200_gmultp2_32x32(
|
or1200_gmultp2_32x32 or1200_gmultp2_32x32(
|
.X(x),
|
.X(x),
|
.Y(y),
|
.Y(y),
|
.RST(rst),
|
.RST(rst),
|
.CLK(clk),
|
.CLK(clk),
|
.P(mul_prod)
|
.P(mul_prod)
|
);
|
);
|
`endif
|
`endif
|
|
|
//
|
//
|
// Registered output from the multiplier
|
// Registered output from the multiplier
|
//
|
//
|
always @(posedge rst or posedge clk)
|
always @(posedge rst or posedge clk)
|
if (rst)
|
if (rst)
|
mul_prod_r <= #1 64'h0000_0000_0000_0000;
|
mul_prod_r <= #1 64'h0000_0000_0000_0000;
|
else
|
else
|
mul_prod_r <= #1 mul_prod[63:0];
|
mul_prod_r <= #1 mul_prod[63:0];
|
|
|
//
|
//
|
// Propagation of l.mac opcode
|
// Propagation of l.mac opcode
|
//
|
//
|
always @(posedge clk or posedge rst)
|
always @(posedge clk or posedge rst)
|
if (rst)
|
if (rst)
|
mac_op_r1 <= #1 `OR1200_MACOP_WIDTH'b0;
|
mac_op_r1 <= #1 `OR1200_MACOP_WIDTH'b0;
|
else
|
else
|
mac_op_r1 <= #1 mac_op;
|
mac_op_r1 <= #1 mac_op;
|
|
|
//
|
//
|
// Propagation of l.mac opcode
|
// Propagation of l.mac opcode
|
//
|
//
|
always @(posedge clk or posedge rst)
|
always @(posedge clk or posedge rst)
|
if (rst)
|
if (rst)
|
mac_op_r2 <= #1 `OR1200_MACOP_WIDTH'b0;
|
mac_op_r2 <= #1 `OR1200_MACOP_WIDTH'b0;
|
else
|
else
|
mac_op_r2 <= #1 mac_op_r1;
|
mac_op_r2 <= #1 mac_op_r1;
|
|
|
//
|
//
|
// Propagation of l.mac opcode
|
// Propagation of l.mac opcode
|
//
|
//
|
always @(posedge clk or posedge rst)
|
always @(posedge clk or posedge rst)
|
if (rst)
|
if (rst)
|
mac_op_r3 <= #1 `OR1200_MACOP_WIDTH'b0;
|
mac_op_r3 <= #1 `OR1200_MACOP_WIDTH'b0;
|
else
|
else
|
mac_op_r3 <= #1 mac_op_r2;
|
mac_op_r3 <= #1 mac_op_r2;
|
|
|
//
|
//
|
// Implementation of MAC
|
// Implementation of MAC
|
//
|
//
|
always @(posedge rst or posedge clk)
|
always @(posedge rst or posedge clk)
|
if (rst)
|
if (rst)
|
mac_r <= #1 64'h0000_0000_0000_0000;
|
mac_r <= #1 64'h0000_0000_0000_0000;
|
`ifdef OR1200_MAC_SPR_WE
|
`ifdef OR1200_MAC_SPR_WE
|
else if (spr_maclo_we)
|
else if (spr_maclo_we)
|
mac_r[31:0] <= #1 spr_dat_i;
|
mac_r[31:0] <= #1 spr_dat_i;
|
else if (spr_machi_we)
|
else if (spr_machi_we)
|
mac_r[63:32] <= #1 spr_dat_i;
|
mac_r[63:32] <= #1 spr_dat_i;
|
`endif
|
`endif
|
else if (mac_op_r3 == `OR1200_MACOP_MAC)
|
else if (mac_op_r3 == `OR1200_MACOP_MAC)
|
mac_r <= #1 mac_r + mul_prod_r;
|
mac_r <= #1 mac_r + mul_prod_r;
|
else if (mac_op_r3 == `OR1200_MACOP_MSB)
|
else if (mac_op_r3 == `OR1200_MACOP_MSB)
|
mac_r <= #1 mac_r - mul_prod_r;
|
mac_r <= #1 mac_r - mul_prod_r;
|
else if (macrc_op & !ex_freeze)
|
else if (macrc_op & !ex_freeze)
|
mac_r <= #1 64'h0000_0000_0000_0000;
|
mac_r <= #1 64'h0000_0000_0000_0000;
|
|
|
//
|
//
|
// Stall CPU if l.macrc is in ID and MAC still has to process l.mac instructions
|
// Stall CPU if l.macrc is in ID and MAC still has to process l.mac instructions
|
// in EX stage (e.g. inside multiplier)
|
// in EX stage (e.g. inside multiplier)
|
//
|
//
|
always @(posedge rst or posedge clk)
|
always @(posedge rst or posedge clk)
|
if (rst)
|
if (rst)
|
mac_stall_r <= #1 1'b0;
|
mac_stall_r <= #1 1'b0;
|
else
|
else
|
mac_stall_r <= #1 (|mac_op | (|mac_op_r1) | (|mac_op_r2)) & id_macrc_op;
|
mac_stall_r <= #1 (|mac_op | (|mac_op_r1) | (|mac_op_r2)) & id_macrc_op;
|
|
|
endmodule
|
endmodule
|
|
|