OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable/] [mp3/] [bench/] [models/] [vga_model.v] - Diff between revs 392 and 1765

Only display areas with differences | Details | Blame | View Log

Rev 392 Rev 1765
`include "timescale.v"
`include "timescale.v"
 
 
module vga_model (
module vga_model (
        pclk,
        pclk,
        hsyncn,
        hsyncn,
        vsyncn,
        vsyncn,
        r,g,b
        r,g,b
        );
        );
 
 
input           pclk;
input           pclk;
input           hsyncn;
input           hsyncn;
input           vsyncn;
input           vsyncn;
input [1:0]      r;
input [1:0]      r;
input [1:0]      g;
input [1:0]      g;
input [1:0]      b;
input [1:0]      b;
 
 
 
 
endmodule
endmodule
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.