OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_1_0/] [or1ksim/] [testbench/] [cfg.S] - Diff between revs 344 and 413

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 344 Rev 413
/* Configuration tester */
/* Configuration tester */
#include "spr_defs.h"
#include "spr_defs.h"
        .section .except
        .section .except
        .org 0x100
        .org 0x100
_reset:
_reset:
        l.addi  r1,r0,0x7f00
        l.addi  r1,r0,0x7f00
        l.jal   _main
        l.movhi r2,hi(_main)
 
        l.ori   r2,r2,lo(_main)
 
        l.jr    r2
        l.nop
        l.nop
 
 
 
 
 
 
        .section .text
        .section .text
_main:
_main:
        l.addi  r2,r0,0
        l.addi  r2,r0,0
        l.mfspr r3,r0,SPR_VR            /* Version */
        l.mfspr r3,r0,SPR_VR            /* Version */
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.mfspr r3,r0,SPR_UPR           /* Unit Present */
        l.mfspr r3,r0,SPR_UPR           /* Unit Present */
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.mfspr r4,r0,SPR_PMR           /* Power Management */
        l.mfspr r4,r0,SPR_PMR           /* Power Management */
        l.addi  r3,r0,0
        l.addi  r3,r0,0
        l.mtspr r0,r3,SPR_PMR
        l.mtspr r0,r3,SPR_PMR
        l.mfspr r3,r0,SPR_PMR
        l.mfspr r3,r0,SPR_PMR
        l.andi  r3,r3,0xff
        l.andi  r3,r3,0xff
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.addi  r3,r0,5
        l.addi  r3,r0,5
        l.mtspr r0,r3,SPR_PMR
        l.mtspr r0,r3,SPR_PMR
        l.mfspr r3,r0,SPR_PMR
        l.mfspr r3,r0,SPR_PMR
        l.andi  r3,r3,0xff
        l.andi  r3,r3,0xff
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.mtspr r0,r4,SPR_PMR
        l.mtspr r0,r4,SPR_PMR
        l.mfspr r3,r0,SPR_CPUCFGR
        l.mfspr r3,r0,SPR_CPUCFGR
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.mfspr r3,r0,SPR_DMMUCFGR
        l.mfspr r3,r0,SPR_DMMUCFGR
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.mfspr r3,r0,SPR_IMMUCFGR
        l.mfspr r3,r0,SPR_IMMUCFGR
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.mfspr r3,r0,SPR_DCCFGR
        l.mfspr r3,r0,SPR_DCCFGR
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.mfspr r3,r0,SPR_ICCFGR
        l.mfspr r3,r0,SPR_ICCFGR
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.mfspr r3,r0,SPR_DCFGR
        l.mfspr r3,r0,SPR_DCFGR
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.mfspr r3,r0,SPR_PCCFGR
        l.mfspr r3,r0,SPR_PCCFGR
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        /* Configurations may differ, so we will insert another report*/
        /* Configurations may differ, so we will insert another report*/
        l.movhi r3,hi(0xdeacf5cc)
        l.movhi r3,hi(0xdeacf5cc)
        l.ori   r3,r3,lo(0xdeacf5cc)
        l.ori   r3,r3,lo(0xdeacf5cc)
        l.add   r2,r2,r3
        l.add   r2,r2,r3
        l.mtspr r0,r2,0x1234
        l.mtspr r0,r2,0x1234
        l.movhi r3,hi(0xdeaddead)
        l.movhi r3,hi(0xdeaddead)
        l.ori   r3,r3,lo(0xdeaddead)
        l.ori   r3,r3,lo(0xdeaddead)
        l.mtspr r0,r3,0x1234
        l.mtspr r0,r3,0x1234
        l.addi  r3,r0,0
        l.addi  r3,r0,0
        l.sys   203
        l.sys   203
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.