OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [start/] [gdb-5.0/] [opcodes/] [m32r-asm.c] - Diff between revs 579 and 1765

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 579 Rev 1765
/* Assembler interface for targets using CGEN. -*- C -*-
/* Assembler interface for targets using CGEN. -*- C -*-
   CGEN: Cpu tools GENerator
   CGEN: Cpu tools GENerator
 
 
THIS FILE IS MACHINE GENERATED WITH CGEN.
THIS FILE IS MACHINE GENERATED WITH CGEN.
- the resultant file is machine generated, cgen-asm.in isn't
- the resultant file is machine generated, cgen-asm.in isn't
 
 
Copyright (C) 1996, 1997, 1998, 1999 Free Software Foundation, Inc.
Copyright (C) 1996, 1997, 1998, 1999 Free Software Foundation, Inc.
 
 
This file is part of the GNU Binutils and GDB, the GNU debugger.
This file is part of the GNU Binutils and GDB, the GNU debugger.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
the Free Software Foundation; either version 2, or (at your option)
any later version.
any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software Foundation, Inc.,
along with this program; if not, write to the Free Software Foundation, Inc.,
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
 
 
/* ??? Eventually more and more of this stuff can go to cpu-independent files.
/* ??? Eventually more and more of this stuff can go to cpu-independent files.
   Keep that in mind.  */
   Keep that in mind.  */
 
 
#include "sysdep.h"
#include "sysdep.h"
#include <ctype.h>
#include <ctype.h>
#include <stdio.h>
#include <stdio.h>
#include "ansidecl.h"
#include "ansidecl.h"
#include "bfd.h"
#include "bfd.h"
#include "symcat.h"
#include "symcat.h"
#include "m32r-desc.h"
#include "m32r-desc.h"
#include "m32r-opc.h"
#include "m32r-opc.h"
#include "opintl.h"
#include "opintl.h"
 
 
#undef min
#undef min
#define min(a,b) ((a) < (b) ? (a) : (b))
#define min(a,b) ((a) < (b) ? (a) : (b))
#undef max
#undef max
#define max(a,b) ((a) > (b) ? (a) : (b))
#define max(a,b) ((a) > (b) ? (a) : (b))
 
 
static const char * parse_insn_normal
static const char * parse_insn_normal
     PARAMS ((CGEN_CPU_DESC, const CGEN_INSN *, const char **, CGEN_FIELDS *));
     PARAMS ((CGEN_CPU_DESC, const CGEN_INSN *, const char **, CGEN_FIELDS *));


/* -- assembler routines inserted here */
/* -- assembler routines inserted here */
 
 
/* -- asm.c */
/* -- asm.c */
 
 
/* Handle '#' prefixes (i.e. skip over them).  */
/* Handle '#' prefixes (i.e. skip over them).  */
 
 
static const char *
static const char *
parse_hash (cd, strp, opindex, valuep)
parse_hash (cd, strp, opindex, valuep)
     CGEN_CPU_DESC cd;
     CGEN_CPU_DESC cd;
     const char **strp;
     const char **strp;
     int opindex;
     int opindex;
     unsigned long *valuep;
     unsigned long *valuep;
{
{
  if (**strp == '#')
  if (**strp == '#')
    ++*strp;
    ++*strp;
  return NULL;
  return NULL;
}
}
 
 
/* Handle shigh(), high().  */
/* Handle shigh(), high().  */
 
 
static const char *
static const char *
parse_hi16 (cd, strp, opindex, valuep)
parse_hi16 (cd, strp, opindex, valuep)
     CGEN_CPU_DESC cd;
     CGEN_CPU_DESC cd;
     const char **strp;
     const char **strp;
     int opindex;
     int opindex;
     unsigned long *valuep;
     unsigned long *valuep;
{
{
  const char *errmsg;
  const char *errmsg;
  enum cgen_parse_operand_result result_type;
  enum cgen_parse_operand_result result_type;
  bfd_vma value;
  bfd_vma value;
 
 
  if (**strp == '#')
  if (**strp == '#')
    ++*strp;
    ++*strp;
 
 
  if (strncasecmp (*strp, "high(", 5) == 0)
  if (strncasecmp (*strp, "high(", 5) == 0)
    {
    {
      *strp += 5;
      *strp += 5;
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_HI16_ULO,
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_HI16_ULO,
                                   &result_type, &value);
                                   &result_type, &value);
      if (**strp != ')')
      if (**strp != ')')
        return "missing `)'";
        return "missing `)'";
      ++*strp;
      ++*strp;
      if (errmsg == NULL
      if (errmsg == NULL
          && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
          && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
        value >>= 16;
        value >>= 16;
      *valuep = value;
      *valuep = value;
      return errmsg;
      return errmsg;
    }
    }
  else if (strncasecmp (*strp, "shigh(", 6) == 0)
  else if (strncasecmp (*strp, "shigh(", 6) == 0)
    {
    {
      *strp += 6;
      *strp += 6;
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_HI16_SLO,
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_HI16_SLO,
                                   &result_type, &value);
                                   &result_type, &value);
      if (**strp != ')')
      if (**strp != ')')
        return "missing `)'";
        return "missing `)'";
      ++*strp;
      ++*strp;
      if (errmsg == NULL
      if (errmsg == NULL
          && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
          && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
        value = (value >> 16) + (value & 0x8000 ? 1 : 0);
        value = (value >> 16) + (value & 0x8000 ? 1 : 0);
      *valuep = value;
      *valuep = value;
      return errmsg;
      return errmsg;
    }
    }
 
 
  return cgen_parse_unsigned_integer (cd, strp, opindex, valuep);
  return cgen_parse_unsigned_integer (cd, strp, opindex, valuep);
}
}
 
 
/* Handle low() in a signed context.  Also handle sda().
/* Handle low() in a signed context.  Also handle sda().
   The signedness of the value doesn't matter to low(), but this also
   The signedness of the value doesn't matter to low(), but this also
   handles the case where low() isn't present.  */
   handles the case where low() isn't present.  */
 
 
static const char *
static const char *
parse_slo16 (cd, strp, opindex, valuep)
parse_slo16 (cd, strp, opindex, valuep)
     CGEN_CPU_DESC cd;
     CGEN_CPU_DESC cd;
     const char **strp;
     const char **strp;
     int opindex;
     int opindex;
     long *valuep;
     long *valuep;
{
{
  const char *errmsg;
  const char *errmsg;
  enum cgen_parse_operand_result result_type;
  enum cgen_parse_operand_result result_type;
  bfd_vma value;
  bfd_vma value;
 
 
  if (**strp == '#')
  if (**strp == '#')
    ++*strp;
    ++*strp;
 
 
  if (strncasecmp (*strp, "low(", 4) == 0)
  if (strncasecmp (*strp, "low(", 4) == 0)
    {
    {
      *strp += 4;
      *strp += 4;
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_LO16,
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_LO16,
                                   &result_type, &value);
                                   &result_type, &value);
      if (**strp != ')')
      if (**strp != ')')
        return "missing `)'";
        return "missing `)'";
      ++*strp;
      ++*strp;
      if (errmsg == NULL
      if (errmsg == NULL
          && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
          && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
        value &= 0xffff;
        value &= 0xffff;
      *valuep = value;
      *valuep = value;
      return errmsg;
      return errmsg;
    }
    }
 
 
  if (strncasecmp (*strp, "sda(", 4) == 0)
  if (strncasecmp (*strp, "sda(", 4) == 0)
    {
    {
      *strp += 4;
      *strp += 4;
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_SDA16,
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_SDA16,
                                   NULL, &value);
                                   NULL, &value);
      if (**strp != ')')
      if (**strp != ')')
        return "missing `)'";
        return "missing `)'";
      ++*strp;
      ++*strp;
      *valuep = value;
      *valuep = value;
      return errmsg;
      return errmsg;
    }
    }
 
 
  return cgen_parse_signed_integer (cd, strp, opindex, valuep);
  return cgen_parse_signed_integer (cd, strp, opindex, valuep);
}
}
 
 
/* Handle low() in an unsigned context.
/* Handle low() in an unsigned context.
   The signedness of the value doesn't matter to low(), but this also
   The signedness of the value doesn't matter to low(), but this also
   handles the case where low() isn't present.  */
   handles the case where low() isn't present.  */
 
 
static const char *
static const char *
parse_ulo16 (cd, strp, opindex, valuep)
parse_ulo16 (cd, strp, opindex, valuep)
     CGEN_CPU_DESC cd;
     CGEN_CPU_DESC cd;
     const char **strp;
     const char **strp;
     int opindex;
     int opindex;
     unsigned long *valuep;
     unsigned long *valuep;
{
{
  const char *errmsg;
  const char *errmsg;
  enum cgen_parse_operand_result result_type;
  enum cgen_parse_operand_result result_type;
  bfd_vma value;
  bfd_vma value;
 
 
  if (**strp == '#')
  if (**strp == '#')
    ++*strp;
    ++*strp;
 
 
  if (strncasecmp (*strp, "low(", 4) == 0)
  if (strncasecmp (*strp, "low(", 4) == 0)
    {
    {
      *strp += 4;
      *strp += 4;
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_LO16,
      errmsg = cgen_parse_address (cd, strp, opindex, BFD_RELOC_M32R_LO16,
                                   &result_type, &value);
                                   &result_type, &value);
      if (**strp != ')')
      if (**strp != ')')
        return "missing `)'";
        return "missing `)'";
      ++*strp;
      ++*strp;
      if (errmsg == NULL
      if (errmsg == NULL
          && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
          && result_type == CGEN_PARSE_OPERAND_RESULT_NUMBER)
        value &= 0xffff;
        value &= 0xffff;
      *valuep = value;
      *valuep = value;
      return errmsg;
      return errmsg;
    }
    }
 
 
  return cgen_parse_unsigned_integer (cd, strp, opindex, valuep);
  return cgen_parse_unsigned_integer (cd, strp, opindex, valuep);
}
}
 
 
/* -- */
/* -- */
 
 
/* Main entry point for operand parsing.
/* Main entry point for operand parsing.
 
 
   This function is basically just a big switch statement.  Earlier versions
   This function is basically just a big switch statement.  Earlier versions
   used tables to look up the function to use, but
   used tables to look up the function to use, but
   - if the table contains both assembler and disassembler functions then
   - if the table contains both assembler and disassembler functions then
     the disassembler contains much of the assembler and vice-versa,
     the disassembler contains much of the assembler and vice-versa,
   - there's a lot of inlining possibilities as things grow,
   - there's a lot of inlining possibilities as things grow,
   - using a switch statement avoids the function call overhead.
   - using a switch statement avoids the function call overhead.
 
 
   This function could be moved into `parse_insn_normal', but keeping it
   This function could be moved into `parse_insn_normal', but keeping it
   separate makes clear the interface between `parse_insn_normal' and each of
   separate makes clear the interface between `parse_insn_normal' and each of
   the handlers.
   the handlers.
*/
*/
 
 
const char *
const char *
m32r_cgen_parse_operand (cd, opindex, strp, fields)
m32r_cgen_parse_operand (cd, opindex, strp, fields)
     CGEN_CPU_DESC cd;
     CGEN_CPU_DESC cd;
     int opindex;
     int opindex;
     const char ** strp;
     const char ** strp;
     CGEN_FIELDS * fields;
     CGEN_FIELDS * fields;
{
{
  const char * errmsg = NULL;
  const char * errmsg = NULL;
  /* Used by scalar operands that still need to be parsed.  */
  /* Used by scalar operands that still need to be parsed.  */
  long junk;
  long junk;
 
 
  switch (opindex)
  switch (opindex)
    {
    {
    case M32R_OPERAND_ACC :
    case M32R_OPERAND_ACC :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_h_accums, & fields->f_acc);
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_h_accums, & fields->f_acc);
      break;
      break;
    case M32R_OPERAND_ACCD :
    case M32R_OPERAND_ACCD :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_h_accums, & fields->f_accd);
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_h_accums, & fields->f_accd);
      break;
      break;
    case M32R_OPERAND_ACCS :
    case M32R_OPERAND_ACCS :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_h_accums, & fields->f_accs);
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_h_accums, & fields->f_accs);
      break;
      break;
    case M32R_OPERAND_DCR :
    case M32R_OPERAND_DCR :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_cr_names, & fields->f_r1);
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_cr_names, & fields->f_r1);
      break;
      break;
    case M32R_OPERAND_DISP16 :
    case M32R_OPERAND_DISP16 :
      {
      {
        bfd_vma value;
        bfd_vma value;
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP16, 0, NULL,  & value);
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP16, 0, NULL,  & value);
        fields->f_disp16 = value;
        fields->f_disp16 = value;
      }
      }
      break;
      break;
    case M32R_OPERAND_DISP24 :
    case M32R_OPERAND_DISP24 :
      {
      {
        bfd_vma value;
        bfd_vma value;
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP24, 0, NULL,  & value);
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP24, 0, NULL,  & value);
        fields->f_disp24 = value;
        fields->f_disp24 = value;
      }
      }
      break;
      break;
    case M32R_OPERAND_DISP8 :
    case M32R_OPERAND_DISP8 :
      {
      {
        bfd_vma value;
        bfd_vma value;
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP8, 0, NULL,  & value);
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_DISP8, 0, NULL,  & value);
        fields->f_disp8 = value;
        fields->f_disp8 = value;
      }
      }
      break;
      break;
    case M32R_OPERAND_DR :
    case M32R_OPERAND_DR :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r1);
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r1);
      break;
      break;
    case M32R_OPERAND_HASH :
    case M32R_OPERAND_HASH :
      errmsg = parse_hash (cd, strp, M32R_OPERAND_HASH, &junk);
      errmsg = parse_hash (cd, strp, M32R_OPERAND_HASH, &junk);
      break;
      break;
    case M32R_OPERAND_HI16 :
    case M32R_OPERAND_HI16 :
      errmsg = parse_hi16 (cd, strp, M32R_OPERAND_HI16, &fields->f_hi16);
      errmsg = parse_hi16 (cd, strp, M32R_OPERAND_HI16, &fields->f_hi16);
      break;
      break;
    case M32R_OPERAND_IMM1 :
    case M32R_OPERAND_IMM1 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_IMM1, &fields->f_imm1);
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_IMM1, &fields->f_imm1);
      break;
      break;
    case M32R_OPERAND_SCR :
    case M32R_OPERAND_SCR :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_cr_names, & fields->f_r2);
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_cr_names, & fields->f_r2);
      break;
      break;
    case M32R_OPERAND_SIMM16 :
    case M32R_OPERAND_SIMM16 :
      errmsg = cgen_parse_signed_integer (cd, strp, M32R_OPERAND_SIMM16, &fields->f_simm16);
      errmsg = cgen_parse_signed_integer (cd, strp, M32R_OPERAND_SIMM16, &fields->f_simm16);
      break;
      break;
    case M32R_OPERAND_SIMM8 :
    case M32R_OPERAND_SIMM8 :
      errmsg = cgen_parse_signed_integer (cd, strp, M32R_OPERAND_SIMM8, &fields->f_simm8);
      errmsg = cgen_parse_signed_integer (cd, strp, M32R_OPERAND_SIMM8, &fields->f_simm8);
      break;
      break;
    case M32R_OPERAND_SLO16 :
    case M32R_OPERAND_SLO16 :
      errmsg = parse_slo16 (cd, strp, M32R_OPERAND_SLO16, &fields->f_simm16);
      errmsg = parse_slo16 (cd, strp, M32R_OPERAND_SLO16, &fields->f_simm16);
      break;
      break;
    case M32R_OPERAND_SR :
    case M32R_OPERAND_SR :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r2);
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r2);
      break;
      break;
    case M32R_OPERAND_SRC1 :
    case M32R_OPERAND_SRC1 :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r1);
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r1);
      break;
      break;
    case M32R_OPERAND_SRC2 :
    case M32R_OPERAND_SRC2 :
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r2);
      errmsg = cgen_parse_keyword (cd, strp, & m32r_cgen_opval_gr_names, & fields->f_r2);
      break;
      break;
    case M32R_OPERAND_UIMM16 :
    case M32R_OPERAND_UIMM16 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM16, &fields->f_uimm16);
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM16, &fields->f_uimm16);
      break;
      break;
    case M32R_OPERAND_UIMM24 :
    case M32R_OPERAND_UIMM24 :
      {
      {
        bfd_vma value;
        bfd_vma value;
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_UIMM24, 0, NULL,  & value);
        errmsg = cgen_parse_address (cd, strp, M32R_OPERAND_UIMM24, 0, NULL,  & value);
        fields->f_uimm24 = value;
        fields->f_uimm24 = value;
      }
      }
      break;
      break;
    case M32R_OPERAND_UIMM4 :
    case M32R_OPERAND_UIMM4 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM4, &fields->f_uimm4);
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM4, &fields->f_uimm4);
      break;
      break;
    case M32R_OPERAND_UIMM5 :
    case M32R_OPERAND_UIMM5 :
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM5, &fields->f_uimm5);
      errmsg = cgen_parse_unsigned_integer (cd, strp, M32R_OPERAND_UIMM5, &fields->f_uimm5);
      break;
      break;
    case M32R_OPERAND_ULO16 :
    case M32R_OPERAND_ULO16 :
      errmsg = parse_ulo16 (cd, strp, M32R_OPERAND_ULO16, &fields->f_uimm16);
      errmsg = parse_ulo16 (cd, strp, M32R_OPERAND_ULO16, &fields->f_uimm16);
      break;
      break;
 
 
    default :
    default :
      /* xgettext:c-format */
      /* xgettext:c-format */
      fprintf (stderr, _("Unrecognized field %d while parsing.\n"), opindex);
      fprintf (stderr, _("Unrecognized field %d while parsing.\n"), opindex);
      abort ();
      abort ();
  }
  }
 
 
  return errmsg;
  return errmsg;
}
}
 
 
cgen_parse_fn * const m32r_cgen_parse_handlers[] =
cgen_parse_fn * const m32r_cgen_parse_handlers[] =
{
{
  parse_insn_normal,
  parse_insn_normal,
};
};
 
 
void
void
m32r_cgen_init_asm (cd)
m32r_cgen_init_asm (cd)
     CGEN_CPU_DESC cd;
     CGEN_CPU_DESC cd;
{
{
  m32r_cgen_init_opcode_table (cd);
  m32r_cgen_init_opcode_table (cd);
  m32r_cgen_init_ibld_table (cd);
  m32r_cgen_init_ibld_table (cd);
  cd->parse_handlers = & m32r_cgen_parse_handlers[0];
  cd->parse_handlers = & m32r_cgen_parse_handlers[0];
  cd->parse_operand = m32r_cgen_parse_operand;
  cd->parse_operand = m32r_cgen_parse_operand;
}
}
 
 


/* Default insn parser.
/* Default insn parser.
 
 
   The syntax string is scanned and operands are parsed and stored in FIELDS.
   The syntax string is scanned and operands are parsed and stored in FIELDS.
   Relocs are queued as we go via other callbacks.
   Relocs are queued as we go via other callbacks.
 
 
   ??? Note that this is currently an all-or-nothing parser.  If we fail to
   ??? Note that this is currently an all-or-nothing parser.  If we fail to
   parse the instruction, we return 0 and the caller will start over from
   parse the instruction, we return 0 and the caller will start over from
   the beginning.  Backtracking will be necessary in parsing subexpressions,
   the beginning.  Backtracking will be necessary in parsing subexpressions,
   but that can be handled there.  Not handling backtracking here may get
   but that can be handled there.  Not handling backtracking here may get
   expensive in the case of the m68k.  Deal with later.
   expensive in the case of the m68k.  Deal with later.
 
 
   Returns NULL for success, an error message for failure.
   Returns NULL for success, an error message for failure.
*/
*/
 
 
static const char *
static const char *
parse_insn_normal (cd, insn, strp, fields)
parse_insn_normal (cd, insn, strp, fields)
     CGEN_CPU_DESC cd;
     CGEN_CPU_DESC cd;
     const CGEN_INSN *insn;
     const CGEN_INSN *insn;
     const char **strp;
     const char **strp;
     CGEN_FIELDS *fields;
     CGEN_FIELDS *fields;
{
{
  /* ??? Runtime added insns not handled yet.  */
  /* ??? Runtime added insns not handled yet.  */
  const CGEN_SYNTAX *syntax = CGEN_INSN_SYNTAX (insn);
  const CGEN_SYNTAX *syntax = CGEN_INSN_SYNTAX (insn);
  const char *str = *strp;
  const char *str = *strp;
  const char *errmsg;
  const char *errmsg;
  const char *p;
  const char *p;
  const unsigned char * syn;
  const unsigned char * syn;
#ifdef CGEN_MNEMONIC_OPERANDS
#ifdef CGEN_MNEMONIC_OPERANDS
  /* FIXME: wip */
  /* FIXME: wip */
  int past_opcode_p;
  int past_opcode_p;
#endif
#endif
 
 
  /* For now we assume the mnemonic is first (there are no leading operands).
  /* For now we assume the mnemonic is first (there are no leading operands).
     We can parse it without needing to set up operand parsing.
     We can parse it without needing to set up operand parsing.
     GAS's input scrubber will ensure mnemonics are lowercase, but we may
     GAS's input scrubber will ensure mnemonics are lowercase, but we may
     not be called from GAS.  */
     not be called from GAS.  */
  p = CGEN_INSN_MNEMONIC (insn);
  p = CGEN_INSN_MNEMONIC (insn);
  while (*p && tolower (*p) == tolower (*str))
  while (*p && tolower (*p) == tolower (*str))
    ++p, ++str;
    ++p, ++str;
 
 
  if (* p)
  if (* p)
    return _("unrecognized instruction");
    return _("unrecognized instruction");
 
 
#ifndef CGEN_MNEMONIC_OPERANDS
#ifndef CGEN_MNEMONIC_OPERANDS
  if (* str && !isspace (* str))
  if (* str && !isspace (* str))
    return _("unrecognized instruction");
    return _("unrecognized instruction");
#endif
#endif
 
 
  CGEN_INIT_PARSE (cd);
  CGEN_INIT_PARSE (cd);
  cgen_init_parse_operand (cd);
  cgen_init_parse_operand (cd);
#ifdef CGEN_MNEMONIC_OPERANDS
#ifdef CGEN_MNEMONIC_OPERANDS
  past_opcode_p = 0;
  past_opcode_p = 0;
#endif
#endif
 
 
  /* We don't check for (*str != '\0') here because we want to parse
  /* We don't check for (*str != '\0') here because we want to parse
     any trailing fake arguments in the syntax string.  */
     any trailing fake arguments in the syntax string.  */
  syn = CGEN_SYNTAX_STRING (syntax);
  syn = CGEN_SYNTAX_STRING (syntax);
 
 
  /* Mnemonics come first for now, ensure valid string.  */
  /* Mnemonics come first for now, ensure valid string.  */
  if (! CGEN_SYNTAX_MNEMONIC_P (* syn))
  if (! CGEN_SYNTAX_MNEMONIC_P (* syn))
    abort ();
    abort ();
 
 
  ++syn;
  ++syn;
 
 
  while (* syn != 0)
  while (* syn != 0)
    {
    {
      /* Non operand chars must match exactly.  */
      /* Non operand chars must match exactly.  */
      if (CGEN_SYNTAX_CHAR_P (* syn))
      if (CGEN_SYNTAX_CHAR_P (* syn))
        {
        {
          /* FIXME: While we allow for non-GAS callers above, we assume the
          /* FIXME: While we allow for non-GAS callers above, we assume the
             first char after the mnemonic part is a space.  */
             first char after the mnemonic part is a space.  */
          /* FIXME: We also take inappropriate advantage of the fact that
          /* FIXME: We also take inappropriate advantage of the fact that
             GAS's input scrubber will remove extraneous blanks.  */
             GAS's input scrubber will remove extraneous blanks.  */
          if (*str == CGEN_SYNTAX_CHAR (* syn))
          if (*str == CGEN_SYNTAX_CHAR (* syn))
            {
            {
#ifdef CGEN_MNEMONIC_OPERANDS
#ifdef CGEN_MNEMONIC_OPERANDS
              if (* syn == ' ')
              if (* syn == ' ')
                past_opcode_p = 1;
                past_opcode_p = 1;
#endif
#endif
              ++ syn;
              ++ syn;
              ++ str;
              ++ str;
            }
            }
          else
          else
            {
            {
              /* Syntax char didn't match.  Can't be this insn.  */
              /* Syntax char didn't match.  Can't be this insn.  */
              /* FIXME: would like to return something like
              /* FIXME: would like to return something like
                 "expected char `c'" */
                 "expected char `c'" */
              return _("syntax error");
              return _("syntax error");
            }
            }
          continue;
          continue;
        }
        }
 
 
      /* We have an operand of some sort.  */
      /* We have an operand of some sort.  */
      errmsg = m32r_cgen_parse_operand (cd, CGEN_SYNTAX_FIELD (*syn),
      errmsg = m32r_cgen_parse_operand (cd, CGEN_SYNTAX_FIELD (*syn),
                                          &str, fields);
                                          &str, fields);
      if (errmsg)
      if (errmsg)
        return errmsg;
        return errmsg;
 
 
      /* Done with this operand, continue with next one.  */
      /* Done with this operand, continue with next one.  */
      ++ syn;
      ++ syn;
    }
    }
 
 
  /* If we're at the end of the syntax string, we're done.  */
  /* If we're at the end of the syntax string, we're done.  */
  if (* syn == '\0')
  if (* syn == '\0')
    {
    {
      /* FIXME: For the moment we assume a valid `str' can only contain
      /* FIXME: For the moment we assume a valid `str' can only contain
         blanks now.  IE: We needn't try again with a longer version of
         blanks now.  IE: We needn't try again with a longer version of
         the insn and it is assumed that longer versions of insns appear
         the insn and it is assumed that longer versions of insns appear
         before shorter ones (eg: lsr r2,r3,1 vs lsr r2,r3).  */
         before shorter ones (eg: lsr r2,r3,1 vs lsr r2,r3).  */
      while (isspace (* str))
      while (isspace (* str))
        ++ str;
        ++ str;
 
 
      if (* str != '\0')
      if (* str != '\0')
        return _("junk at end of line"); /* FIXME: would like to include `str' */
        return _("junk at end of line"); /* FIXME: would like to include `str' */
 
 
      return NULL;
      return NULL;
    }
    }
 
 
  /* We couldn't parse it.  */
  /* We couldn't parse it.  */
  return _("unrecognized instruction");
  return _("unrecognized instruction");
}
}


/* Main entry point.
/* Main entry point.
   This routine is called for each instruction to be assembled.
   This routine is called for each instruction to be assembled.
   STR points to the insn to be assembled.
   STR points to the insn to be assembled.
   We assume all necessary tables have been initialized.
   We assume all necessary tables have been initialized.
   The assembled instruction, less any fixups, is stored in BUF.
   The assembled instruction, less any fixups, is stored in BUF.
   Remember that if CGEN_INT_INSN_P then BUF is an int and thus the value
   Remember that if CGEN_INT_INSN_P then BUF is an int and thus the value
   still needs to be converted to target byte order, otherwise BUF is an array
   still needs to be converted to target byte order, otherwise BUF is an array
   of bytes in target byte order.
   of bytes in target byte order.
   The result is a pointer to the insn's entry in the opcode table,
   The result is a pointer to the insn's entry in the opcode table,
   or NULL if an error occured (an error message will have already been
   or NULL if an error occured (an error message will have already been
   printed).
   printed).
 
 
   Note that when processing (non-alias) macro-insns,
   Note that when processing (non-alias) macro-insns,
   this function recurses.
   this function recurses.
 
 
   ??? It's possible to make this cpu-independent.
   ??? It's possible to make this cpu-independent.
   One would have to deal with a few minor things.
   One would have to deal with a few minor things.
   At this point in time doing so would be more of a curiosity than useful
   At this point in time doing so would be more of a curiosity than useful
   [for example this file isn't _that_ big], but keeping the possibility in
   [for example this file isn't _that_ big], but keeping the possibility in
   mind helps keep the design clean.  */
   mind helps keep the design clean.  */
 
 
const CGEN_INSN *
const CGEN_INSN *
m32r_cgen_assemble_insn (cd, str, fields, buf, errmsg)
m32r_cgen_assemble_insn (cd, str, fields, buf, errmsg)
     CGEN_CPU_DESC cd;
     CGEN_CPU_DESC cd;
     const char *str;
     const char *str;
     CGEN_FIELDS *fields;
     CGEN_FIELDS *fields;
     CGEN_INSN_BYTES_PTR buf;
     CGEN_INSN_BYTES_PTR buf;
     char **errmsg;
     char **errmsg;
{
{
  const char *start;
  const char *start;
  CGEN_INSN_LIST *ilist;
  CGEN_INSN_LIST *ilist;
  const char *tmp_errmsg;
  const char *tmp_errmsg;
 
 
  /* Skip leading white space.  */
  /* Skip leading white space.  */
  while (isspace (* str))
  while (isspace (* str))
    ++ str;
    ++ str;
 
 
  /* The instructions are stored in hashed lists.
  /* The instructions are stored in hashed lists.
     Get the first in the list.  */
     Get the first in the list.  */
  ilist = CGEN_ASM_LOOKUP_INSN (cd, str);
  ilist = CGEN_ASM_LOOKUP_INSN (cd, str);
 
 
  /* Keep looking until we find a match.  */
  /* Keep looking until we find a match.  */
 
 
  start = str;
  start = str;
  for ( ; ilist != NULL ; ilist = CGEN_ASM_NEXT_INSN (ilist))
  for ( ; ilist != NULL ; ilist = CGEN_ASM_NEXT_INSN (ilist))
    {
    {
      const CGEN_INSN *insn = ilist->insn;
      const CGEN_INSN *insn = ilist->insn;
 
 
#ifdef CGEN_VALIDATE_INSN_SUPPORTED 
#ifdef CGEN_VALIDATE_INSN_SUPPORTED 
      /* not usually needed as unsupported opcodes shouldn't be in the hash lists */
      /* not usually needed as unsupported opcodes shouldn't be in the hash lists */
      /* Is this insn supported by the selected cpu?  */
      /* Is this insn supported by the selected cpu?  */
      if (! m32r_cgen_insn_supported (cd, insn))
      if (! m32r_cgen_insn_supported (cd, insn))
        continue;
        continue;
#endif
#endif
 
 
      /* If the RELAX attribute is set, this is an insn that shouldn't be
      /* If the RELAX attribute is set, this is an insn that shouldn't be
         chosen immediately.  Instead, it is used during assembler/linker
         chosen immediately.  Instead, it is used during assembler/linker
         relaxation if possible.  */
         relaxation if possible.  */
      if (CGEN_INSN_ATTR_VALUE (insn, CGEN_INSN_RELAX) != 0)
      if (CGEN_INSN_ATTR_VALUE (insn, CGEN_INSN_RELAX) != 0)
        continue;
        continue;
 
 
      str = start;
      str = start;
 
 
      /* Allow parse/insert handlers to obtain length of insn.  */
      /* Allow parse/insert handlers to obtain length of insn.  */
      CGEN_FIELDS_BITSIZE (fields) = CGEN_INSN_BITSIZE (insn);
      CGEN_FIELDS_BITSIZE (fields) = CGEN_INSN_BITSIZE (insn);
 
 
      if (!(tmp_errmsg = CGEN_PARSE_FN (cd, insn) (cd, insn, & str, fields)))
      if (!(tmp_errmsg = CGEN_PARSE_FN (cd, insn) (cd, insn, & str, fields)))
        {
        {
          /* ??? 0 is passed for `pc' */
          /* ??? 0 is passed for `pc' */
          if (CGEN_INSERT_FN (cd, insn) (cd, insn, fields, buf, (bfd_vma) 0)
          if (CGEN_INSERT_FN (cd, insn) (cd, insn, fields, buf, (bfd_vma) 0)
              != NULL)
              != NULL)
            continue;
            continue;
          /* It is up to the caller to actually output the insn and any
          /* It is up to the caller to actually output the insn and any
             queued relocs.  */
             queued relocs.  */
          return insn;
          return insn;
        }
        }
 
 
      /* Try the next entry.  */
      /* Try the next entry.  */
    }
    }
 
 
  {
  {
    static char errbuf[150];
    static char errbuf[150];
 
 
#ifdef CGEN_VERBOSE_ASSEMBLER_ERRORS
#ifdef CGEN_VERBOSE_ASSEMBLER_ERRORS
    /* if verbose error messages, use errmsg from CGEN_PARSE_FN */
    /* if verbose error messages, use errmsg from CGEN_PARSE_FN */
    if (strlen (start) > 50)
    if (strlen (start) > 50)
      /* xgettext:c-format */
      /* xgettext:c-format */
      sprintf (errbuf, "%s `%.50s...'", tmp_errmsg, start);
      sprintf (errbuf, "%s `%.50s...'", tmp_errmsg, start);
    else
    else
      /* xgettext:c-format */
      /* xgettext:c-format */
      sprintf (errbuf, "%s `%.50s'", tmp_errmsg, start);
      sprintf (errbuf, "%s `%.50s'", tmp_errmsg, start);
#else
#else
    if (strlen (start) > 50)
    if (strlen (start) > 50)
      /* xgettext:c-format */
      /* xgettext:c-format */
      sprintf (errbuf, _("bad instruction `%.50s...'"), start);
      sprintf (errbuf, _("bad instruction `%.50s...'"), start);
    else
    else
      /* xgettext:c-format */
      /* xgettext:c-format */
      sprintf (errbuf, _("bad instruction `%.50s'"), start);
      sprintf (errbuf, _("bad instruction `%.50s'"), start);
#endif
#endif
 
 
    *errmsg = errbuf;
    *errmsg = errbuf;
    return NULL;
    return NULL;
  }
  }
}
}


#if 0 /* This calls back to GAS which we can't do without care.  */
#if 0 /* This calls back to GAS which we can't do without care.  */
 
 
/* Record each member of OPVALS in the assembler's symbol table.
/* Record each member of OPVALS in the assembler's symbol table.
   This lets GAS parse registers for us.
   This lets GAS parse registers for us.
   ??? Interesting idea but not currently used.  */
   ??? Interesting idea but not currently used.  */
 
 
/* Record each member of OPVALS in the assembler's symbol table.
/* Record each member of OPVALS in the assembler's symbol table.
   FIXME: Not currently used.  */
   FIXME: Not currently used.  */
 
 
void
void
m32r_cgen_asm_hash_keywords (cd, opvals)
m32r_cgen_asm_hash_keywords (cd, opvals)
     CGEN_CPU_DESC cd;
     CGEN_CPU_DESC cd;
     CGEN_KEYWORD *opvals;
     CGEN_KEYWORD *opvals;
{
{
  CGEN_KEYWORD_SEARCH search = cgen_keyword_search_init (opvals, NULL);
  CGEN_KEYWORD_SEARCH search = cgen_keyword_search_init (opvals, NULL);
  const CGEN_KEYWORD_ENTRY * ke;
  const CGEN_KEYWORD_ENTRY * ke;
 
 
  while ((ke = cgen_keyword_search_next (& search)) != NULL)
  while ((ke = cgen_keyword_search_next (& search)) != NULL)
    {
    {
#if 0 /* Unnecessary, should be done in the search routine.  */
#if 0 /* Unnecessary, should be done in the search routine.  */
      if (! m32r_cgen_opval_supported (ke))
      if (! m32r_cgen_opval_supported (ke))
        continue;
        continue;
#endif
#endif
      cgen_asm_record_register (cd, ke->name, ke->value);
      cgen_asm_record_register (cd, ke->name, ke->value);
    }
    }
}
}
 
 
#endif /* 0 */
#endif /* 0 */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.