URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 1254 |
Rev 1765 |
// eCos memory layout - Mon Jul 23 11:49:04 2001
|
// eCos memory layout - Mon Jul 23 11:49:04 2001
|
|
|
// This is a generated file - do not edit
|
// This is a generated file - do not edit
|
|
|
#ifndef __ASSEMBLER__
|
#ifndef __ASSEMBLER__
|
#include <cyg/infra/cyg_type.h>
|
#include <cyg/infra/cyg_type.h>
|
#include <stddef.h>
|
#include <stddef.h>
|
|
|
#endif
|
#endif
|
#define CYGMEM_REGION_sram (0)
|
#define CYGMEM_REGION_sram (0)
|
#define CYGMEM_REGION_sram_SIZE (0x1000)
|
#define CYGMEM_REGION_sram_SIZE (0x1000)
|
#define CYGMEM_REGION_sram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
|
#define CYGMEM_REGION_sram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
|
#define CYGMEM_REGION_ram (0x2000000)
|
#define CYGMEM_REGION_ram (0x2000000)
|
#define CYGMEM_REGION_ram_SIZE (0x80000)
|
#define CYGMEM_REGION_ram_SIZE (0x80000)
|
#define CYGMEM_REGION_ram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
|
#define CYGMEM_REGION_ram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
|
#ifndef __ASSEMBLER__
|
#ifndef __ASSEMBLER__
|
extern char CYG_LABEL_NAME (__heap1) [];
|
extern char CYG_LABEL_NAME (__heap1) [];
|
#endif
|
#endif
|
#define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1))
|
#define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1))
|
#define CYGMEM_SECTION_heap1_SIZE (0x2080000 - (size_t) CYG_LABEL_NAME (__heap1))
|
#define CYGMEM_SECTION_heap1_SIZE (0x2080000 - (size_t) CYG_LABEL_NAME (__heap1))
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.