OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [ecos-2.0/] [packages/] [hal/] [powerpc/] [mpc8260/] [v2_0/] [src/] [var_misc.c] - Diff between revs 1254 and 1765

Only display areas with differences | Details | Blame | View Log

Rev 1254 Rev 1765
//==========================================================================
//==========================================================================
//
//
//      var_misc.c
//      var_misc.c
//
//
//      HAL implementation miscellaneous functions
//      HAL implementation miscellaneous functions
//
//
//==========================================================================
//==========================================================================
//####ECOSGPLCOPYRIGHTBEGIN####
//####ECOSGPLCOPYRIGHTBEGIN####
// -------------------------------------------
// -------------------------------------------
// This file is part of eCos, the Embedded Configurable Operating System.
// This file is part of eCos, the Embedded Configurable Operating System.
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
// Copyright (C) 2002 Gary Thomas
// Copyright (C) 2002 Gary Thomas
//
//
// eCos is free software; you can redistribute it and/or modify it under
// eCos is free software; you can redistribute it and/or modify it under
// the terms of the GNU General Public License as published by the Free
// the terms of the GNU General Public License as published by the Free
// Software Foundation; either version 2 or (at your option) any later version.
// Software Foundation; either version 2 or (at your option) any later version.
//
//
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
// for more details.
//
//
// You should have received a copy of the GNU General Public License along
// You should have received a copy of the GNU General Public License along
// with eCos; if not, write to the Free Software Foundation, Inc.,
// with eCos; if not, write to the Free Software Foundation, Inc.,
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
//
//
// As a special exception, if other files instantiate templates or use macros
// As a special exception, if other files instantiate templates or use macros
// or inline functions from this file, or you compile this file and link it
// or inline functions from this file, or you compile this file and link it
// with other works to produce a work based on this file, this file does not
// with other works to produce a work based on this file, this file does not
// by itself cause the resulting work to be covered by the GNU General Public
// by itself cause the resulting work to be covered by the GNU General Public
// License. However the source code for this file must still be made available
// License. However the source code for this file must still be made available
// in accordance with section (3) of the GNU General Public License.
// in accordance with section (3) of the GNU General Public License.
//
//
// This exception does not invalidate any other reasons why a work based on
// This exception does not invalidate any other reasons why a work based on
// this file might be covered by the GNU General Public License.
// this file might be covered by the GNU General Public License.
//
//
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
// at http://sources.redhat.com/ecos/ecos-license/
// at http://sources.redhat.com/ecos/ecos-license/
// -------------------------------------------
// -------------------------------------------
//####ECOSGPLCOPYRIGHTEND####
//####ECOSGPLCOPYRIGHTEND####
//==========================================================================
//==========================================================================
//#####DESCRIPTIONBEGIN####
//#####DESCRIPTIONBEGIN####
//
//
// Author(s):    pfine
// Author(s):    pfine
// Contributors: jskov
// Contributors: jskov
// Date:         2001-12-12
// Date:         2001-12-12
// Purpose:      HAL miscellaneous functions
// Purpose:      HAL miscellaneous functions
// Description:  This file contains miscellaneous functions provided by the
// Description:  This file contains miscellaneous functions provided by the
//               HAL.
//               HAL.
//
//
//####DESCRIPTIONEND####
//####DESCRIPTIONEND####
//
//
//==========================================================================
//==========================================================================
 
 
#include <pkgconf/hal.h>
#include <pkgconf/hal.h>
 
 
#define CYGARC_HAL_COMMON_EXPORT_CPU_MACROS
#define CYGARC_HAL_COMMON_EXPORT_CPU_MACROS
#include <cyg/hal/ppc_regs.h>
#include <cyg/hal/ppc_regs.h>
#include <cyg/infra/cyg_type.h>
#include <cyg/infra/cyg_type.h>
 
 
#include <cyg/hal/hal_mem.h>
#include <cyg/hal/hal_mem.h>
 
 
//--------------------------------------------------------------------------
//--------------------------------------------------------------------------
void hal_variant_init(void)
void hal_variant_init(void)
{
{
}
}
 
 
 
 
//--------------------------------------------------------------------------
//--------------------------------------------------------------------------
// Variant specific idle thread action.
// Variant specific idle thread action.
bool
bool
hal_variant_idle_thread_action( cyg_uint32 count )
hal_variant_idle_thread_action( cyg_uint32 count )
{
{
    // Let architecture idle thread action run
    // Let architecture idle thread action run
    return true;
    return true;
}
}
 
 
//---------------------------------------------------------------------------
//---------------------------------------------------------------------------
// Use MMU resources to map memory regions.  
// Use MMU resources to map memory regions.  
// Takes and returns an int used to ID the MMU resource to use. This ID
// Takes and returns an int used to ID the MMU resource to use. This ID
// is increased as resources are used and should be used for subsequent
// is increased as resources are used and should be used for subsequent
// invocations.
// invocations.
int
int
cyg_hal_map_memory (int id,CYG_ADDRESS virt, CYG_ADDRESS phys,
cyg_hal_map_memory (int id,CYG_ADDRESS virt, CYG_ADDRESS phys,
                    cyg_int32 size, cyg_uint8 flags)
                    cyg_int32 size, cyg_uint8 flags)
{
{
    // Use BATs to map the memory.
    // Use BATs to map the memory.
    cyg_uint32 ubat, lbat;
    cyg_uint32 ubat, lbat;
 
 
    ubat = (virt & UBAT_BEPIMASK) | UBAT_VS | UBAT_VP;
    ubat = (virt & UBAT_BEPIMASK) | UBAT_VS | UBAT_VP;
    lbat = (phys & LBAT_BRPNMASK);
    lbat = (phys & LBAT_BRPNMASK);
    if (flags & CYGARC_MEMDESC_CI)
    if (flags & CYGARC_MEMDESC_CI)
        lbat |= LBAT_I;
        lbat |= LBAT_I;
    if (flags & CYGARC_MEMDESC_GUARDED)
    if (flags & CYGARC_MEMDESC_GUARDED)
        lbat |= LBAT_G;
        lbat |= LBAT_G;
#define IWASPATRICK
#define IWASPATRICK
#ifdef IWASPATRICK
#ifdef IWASPATRICK
    lbat |= LBAT_PP_RW; // Always enable for Read-Write
    lbat |= LBAT_PP_RW; // Always enable for Read-Write
#else
#else
    if (flags & CYGARC_MEMDESC_RO) // Memory is Read Only
    if (flags & CYGARC_MEMDESC_RO) // Memory is Read Only
        lbat |= LBAT_PP_RO;
        lbat |= LBAT_PP_RO;
    if (flags & CYGARC_MEMDESC_RW) // Memory is RW 
    if (flags & CYGARC_MEMDESC_RW) // Memory is RW 
        lbat |= LBAT_PP_RW;
        lbat |= LBAT_PP_RW;
#endif
#endif
    // There are 4 BATs, size is programmable.
    // There are 4 BATs, size is programmable.
    while (id < 4 && size > 0) {
    while (id < 4 && size > 0) {
        cyg_uint32 blk_size = 128*1024;
        cyg_uint32 blk_size = 128*1024;
        cyg_uint32 bl = 0;
        cyg_uint32 bl = 0;
        while (blk_size < 256*1024*1024 && blk_size < size) {
        while (blk_size < 256*1024*1024 && blk_size < size) {
            blk_size *= 2;
            blk_size *= 2;
            bl = (bl << 1) | 1;
            bl = (bl << 1) | 1;
        }
        }
        ubat = (ubat & ~UBAT_BLMASK) | (bl << 2);
        ubat = (ubat & ~UBAT_BLMASK) | (bl << 2);
 
 
        switch (id) {
        switch (id) {
        case 0:
        case 0:
            CYGARC_MTSPR (IBAT0U, ubat);
            CYGARC_MTSPR (IBAT0U, ubat);
            CYGARC_MTSPR (IBAT0L, lbat);
            CYGARC_MTSPR (IBAT0L, lbat);
            CYGARC_MTSPR (DBAT0U, ubat);
            CYGARC_MTSPR (DBAT0U, ubat);
            CYGARC_MTSPR (DBAT0L, lbat);
            CYGARC_MTSPR (DBAT0L, lbat);
            break;
            break;
        case 1:
        case 1:
            CYGARC_MTSPR (IBAT1U, ubat);
            CYGARC_MTSPR (IBAT1U, ubat);
            CYGARC_MTSPR (IBAT1L, lbat);
            CYGARC_MTSPR (IBAT1L, lbat);
            CYGARC_MTSPR (DBAT1U, ubat);
            CYGARC_MTSPR (DBAT1U, ubat);
            CYGARC_MTSPR (DBAT1L, lbat);
            CYGARC_MTSPR (DBAT1L, lbat);
            break;
            break;
        case 2:
        case 2:
            CYGARC_MTSPR (IBAT2U, ubat);
            CYGARC_MTSPR (IBAT2U, ubat);
            CYGARC_MTSPR (IBAT2L, lbat);
            CYGARC_MTSPR (IBAT2L, lbat);
            CYGARC_MTSPR (DBAT2U, ubat);
            CYGARC_MTSPR (DBAT2U, ubat);
            CYGARC_MTSPR (DBAT2L, lbat);
            CYGARC_MTSPR (DBAT2L, lbat);
            break;
            break;
        case 3:
        case 3:
            CYGARC_MTSPR (IBAT3U, ubat);
            CYGARC_MTSPR (IBAT3U, ubat);
            CYGARC_MTSPR (IBAT3L, lbat);
            CYGARC_MTSPR (IBAT3L, lbat);
            CYGARC_MTSPR (DBAT3U, ubat);
            CYGARC_MTSPR (DBAT3U, ubat);
            CYGARC_MTSPR (DBAT3L, lbat);
            CYGARC_MTSPR (DBAT3L, lbat);
            break;
            break;
        }
        }
 
 
        size -= blk_size;
        size -= blk_size;
        id++;
        id++;
    }
    }
 
 
    return id;
    return id;
}
}
 
 
 
 
// Initialize MMU to a sane (NOP) state.
// Initialize MMU to a sane (NOP) state.
void
void
cyg_hal_clear_MMU (void)
cyg_hal_clear_MMU (void)
{
{
    cyg_uint32 ubat, lbat;
    cyg_uint32 ubat, lbat;
 
 
    // Initialize BATs with 0 -- VS&VP are unset, making all matches fail
    // Initialize BATs with 0 -- VS&VP are unset, making all matches fail
    ubat = 0;
    ubat = 0;
    lbat = 0;
    lbat = 0;
 
 
    CYGARC_MTSPR (IBAT0U, ubat);
    CYGARC_MTSPR (IBAT0U, ubat);
    CYGARC_MTSPR (IBAT0L, lbat);
    CYGARC_MTSPR (IBAT0L, lbat);
    CYGARC_MTSPR (DBAT0U, ubat);
    CYGARC_MTSPR (DBAT0U, ubat);
    CYGARC_MTSPR (DBAT0L, lbat);
    CYGARC_MTSPR (DBAT0L, lbat);
    CYGARC_MTSPR (IBAT1U, ubat);
    CYGARC_MTSPR (IBAT1U, ubat);
    CYGARC_MTSPR (IBAT1L, lbat);
    CYGARC_MTSPR (IBAT1L, lbat);
    CYGARC_MTSPR (DBAT1U, ubat);
    CYGARC_MTSPR (DBAT1U, ubat);
    CYGARC_MTSPR (DBAT1L, lbat);
    CYGARC_MTSPR (DBAT1L, lbat);
    CYGARC_MTSPR (IBAT2U, ubat);
    CYGARC_MTSPR (IBAT2U, ubat);
    CYGARC_MTSPR (IBAT2L, lbat);
    CYGARC_MTSPR (IBAT2L, lbat);
    CYGARC_MTSPR (DBAT2U, ubat);
    CYGARC_MTSPR (DBAT2U, ubat);
    CYGARC_MTSPR (DBAT2L, lbat);
    CYGARC_MTSPR (DBAT2L, lbat);
    CYGARC_MTSPR (IBAT3U, ubat);
    CYGARC_MTSPR (IBAT3U, ubat);
    CYGARC_MTSPR (IBAT3L, lbat);
    CYGARC_MTSPR (IBAT3L, lbat);
    CYGARC_MTSPR (DBAT3U, ubat);
    CYGARC_MTSPR (DBAT3U, ubat);
    CYGARC_MTSPR (DBAT3L, lbat);
    CYGARC_MTSPR (DBAT3L, lbat);
}
}
 
 
//--------------------------------------------------------------------------
//--------------------------------------------------------------------------
// End of var_misc.c
// End of var_misc.c
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.