OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.0/] [gdb/] [config/] [mips/] [tm-irix5.h] - Diff between revs 107 and 1765

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 107 Rev 1765
/* Target machine description for SGI Iris under Irix 5, for GDB.
/* Target machine description for SGI Iris under Irix 5, for GDB.
   Copyright 1990, 1991, 1992, 1993, 1995 Free Software Foundation, Inc.
   Copyright 1990, 1991, 1992, 1993, 1995 Free Software Foundation, Inc.
 
 
   This file is part of GDB.
   This file is part of GDB.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2 of the License, or
   the Free Software Foundation; either version 2 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   along with this program; if not, write to the Free Software
   Foundation, Inc., 59 Temple Place - Suite 330,
   Foundation, Inc., 59 Temple Place - Suite 330,
   Boston, MA 02111-1307, USA.  */
   Boston, MA 02111-1307, USA.  */
 
 
#include "mips/tm-irix3.h"
#include "mips/tm-irix3.h"
 
 
#if defined (_MIPS_SIM_NABI32) && _MIPS_SIM == _MIPS_SIM_NABI32
#if defined (_MIPS_SIM_NABI32) && _MIPS_SIM == _MIPS_SIM_NABI32
/*
/*
 * Irix 6 (n32 ABI) has 32-bit GP regs and 64-bit FP regs
 * Irix 6 (n32 ABI) has 32-bit GP regs and 64-bit FP regs
 */
 */
 
 
#undef  REGISTER_BYTES
#undef  REGISTER_BYTES
#define REGISTER_BYTES (MIPS_NUMREGS * 8 + (NUM_REGS - MIPS_NUMREGS) * MIPS_REGSIZE)
#define REGISTER_BYTES (MIPS_NUMREGS * 8 + (NUM_REGS - MIPS_NUMREGS) * MIPS_REGSIZE)
 
 
#undef  REGISTER_BYTE
#undef  REGISTER_BYTE
#define REGISTER_BYTE(N) \
#define REGISTER_BYTE(N) \
     (((N) < FP0_REGNUM) ? (N) * MIPS_REGSIZE : \
     (((N) < FP0_REGNUM) ? (N) * MIPS_REGSIZE : \
      ((N) < FP0_REGNUM + 32) ?     \
      ((N) < FP0_REGNUM + 32) ?     \
      FP0_REGNUM * MIPS_REGSIZE + \
      FP0_REGNUM * MIPS_REGSIZE + \
      ((N) - FP0_REGNUM) * sizeof(double) : \
      ((N) - FP0_REGNUM) * sizeof(double) : \
      32 * sizeof(double) + ((N) - 32) * MIPS_REGSIZE)
      32 * sizeof(double) + ((N) - 32) * MIPS_REGSIZE)
 
 
#undef  REGISTER_VIRTUAL_TYPE
#undef  REGISTER_VIRTUAL_TYPE
#define REGISTER_VIRTUAL_TYPE(N) \
#define REGISTER_VIRTUAL_TYPE(N) \
        (((N) >= FP0_REGNUM && (N) < FP0_REGNUM+32) ? builtin_type_double \
        (((N) >= FP0_REGNUM && (N) < FP0_REGNUM+32) ? builtin_type_double \
         : ((N) == 32 /*SR*/) ? builtin_type_uint32 \
         : ((N) == 32 /*SR*/) ? builtin_type_uint32 \
         : ((N) >= 70 && (N) <= 89) ? builtin_type_uint32 \
         : ((N) >= 70 && (N) <= 89) ? builtin_type_uint32 \
         : builtin_type_int)
         : builtin_type_int)
 
 
#undef  MIPS_LAST_ARG_REGNUM
#undef  MIPS_LAST_ARG_REGNUM
#define MIPS_LAST_ARG_REGNUM 11 /* N32 uses R4 through R11 for args */
#define MIPS_LAST_ARG_REGNUM 11 /* N32 uses R4 through R11 for args */
 
 
#undef  MIPS_NUM_ARG_REGS
#undef  MIPS_NUM_ARG_REGS
#define MIPS_NUM_ARG_REGS 8
#define MIPS_NUM_ARG_REGS 8
 
 
#endif /* N32 */
#endif /* N32 */
 
 
/* When calling functions on Irix 5 (or any MIPS SVR4 ABI compliant
/* When calling functions on Irix 5 (or any MIPS SVR4 ABI compliant
   platform) $25 must hold the function address.  Dest_Reg is a macro
   platform) $25 must hold the function address.  Dest_Reg is a macro
   used in CALL_DUMMY in tm-mips.h.  */
   used in CALL_DUMMY in tm-mips.h.  */
#undef Dest_Reg
#undef Dest_Reg
#define Dest_Reg 25
#define Dest_Reg 25
 
 
/* The signal handler trampoline is called _sigtramp.  */
/* The signal handler trampoline is called _sigtramp.  */
#undef IN_SIGTRAMP
#undef IN_SIGTRAMP
#define IN_SIGTRAMP(pc, name) ((name) && STREQ ("_sigtramp", name))
#define IN_SIGTRAMP(pc, name) ((name) && STREQ ("_sigtramp", name))
 
 
/* Irix 5 saves a full 64 bits for each register.  We skip 2 * 4 to
/* Irix 5 saves a full 64 bits for each register.  We skip 2 * 4 to
   get to the saved PC (the register mask and status register are both
   get to the saved PC (the register mask and status register are both
   32 bits) and then another 4 to get to the lower 32 bits.  We skip
   32 bits) and then another 4 to get to the lower 32 bits.  We skip
   the same 4 bytes, plus the 8 bytes for the PC to get to the
   the same 4 bytes, plus the 8 bytes for the PC to get to the
   registers, and add another 4 to get to the lower 32 bits.  We skip
   registers, and add another 4 to get to the lower 32 bits.  We skip
   8 bytes per register.  */
   8 bytes per register.  */
#undef SIGFRAME_PC_OFF
#undef SIGFRAME_PC_OFF
#define SIGFRAME_PC_OFF         (SIGFRAME_BASE + 2 * 4 + 4)
#define SIGFRAME_PC_OFF         (SIGFRAME_BASE + 2 * 4 + 4)
#undef SIGFRAME_REGSAVE_OFF
#undef SIGFRAME_REGSAVE_OFF
#define SIGFRAME_REGSAVE_OFF    (SIGFRAME_BASE + 2 * 4 + 8 + 4)
#define SIGFRAME_REGSAVE_OFF    (SIGFRAME_BASE + 2 * 4 + 8 + 4)
#undef SIGFRAME_FPREGSAVE_OFF
#undef SIGFRAME_FPREGSAVE_OFF
#define SIGFRAME_FPREGSAVE_OFF  (SIGFRAME_BASE + 2 * 4 + 8 + 32 * 8 + 4)
#define SIGFRAME_FPREGSAVE_OFF  (SIGFRAME_BASE + 2 * 4 + 8 + 32 * 8 + 4)
#define SIGFRAME_REG_SIZE       8
#define SIGFRAME_REG_SIZE       8
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.