OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.0/] [gdb/] [remote-vxmips.c] - Diff between revs 105 and 1765

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 105 Rev 1765
/* MIPS-dependent portions of the RPC protocol
/* MIPS-dependent portions of the RPC protocol
   used with a VxWorks target
   used with a VxWorks target
 
 
   Contributed by Wind River Systems.
   Contributed by Wind River Systems.
 
 
   This file is part of GDB.
   This file is part of GDB.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2 of the License, or
   the Free Software Foundation; either version 2 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   along with this program; if not, write to the Free Software
   Foundation, Inc., 59 Temple Place - Suite 330,
   Foundation, Inc., 59 Temple Place - Suite 330,
   Boston, MA 02111-1307, USA.  */
   Boston, MA 02111-1307, USA.  */
 
 
#include <stdio.h>
#include <stdio.h>
#include "defs.h"
#include "defs.h"
 
 
#include "vx-share/regPacket.h"
#include "vx-share/regPacket.h"
#include "frame.h"
#include "frame.h"
#include "inferior.h"
#include "inferior.h"
#include "gdb_wait.h"
#include "gdb_wait.h"
#include "target.h"
#include "target.h"
#include "gdbcore.h"
#include "gdbcore.h"
#include "command.h"
#include "command.h"
#include "symtab.h"
#include "symtab.h"
#include "symfile.h"            /* for struct complaint */
#include "symfile.h"            /* for struct complaint */
 
 
#include "gdb_string.h"
#include "gdb_string.h"
#include <errno.h>
#include <errno.h>
#include <signal.h>
#include <signal.h>
#include <fcntl.h>
#include <fcntl.h>
#include <sys/types.h>
#include <sys/types.h>
#include <sys/time.h>
#include <sys/time.h>
#include <sys/socket.h>
#include <sys/socket.h>
#include <rpc/rpc.h>
#include <rpc/rpc.h>
#include <sys/time.h>           /* UTek's <rpc/rpc.h> doesn't #incl this */
#include <sys/time.h>           /* UTek's <rpc/rpc.h> doesn't #incl this */
#include <netdb.h>
#include <netdb.h>
#include "vx-share/ptrace.h"
#include "vx-share/ptrace.h"
#include "vx-share/xdr_ptrace.h"
#include "vx-share/xdr_ptrace.h"
#include "vx-share/xdr_ld.h"
#include "vx-share/xdr_ld.h"
#include "vx-share/xdr_rdb.h"
#include "vx-share/xdr_rdb.h"
#include "vx-share/dbgRpcLib.h"
#include "vx-share/dbgRpcLib.h"
 
 
/* get rid of value.h if possible */
/* get rid of value.h if possible */
#include <value.h>
#include <value.h>
#include <symtab.h>
#include <symtab.h>
 
 
/* Flag set if target has fpu */
/* Flag set if target has fpu */
 
 
extern int target_has_fp;
extern int target_has_fp;
 
 
/* Generic register read/write routines in remote-vx.c.  */
/* Generic register read/write routines in remote-vx.c.  */
 
 
extern void net_read_registers ();
extern void net_read_registers ();
extern void net_write_registers ();
extern void net_write_registers ();
 
 
/* Read a register or registers from the VxWorks target.
/* Read a register or registers from the VxWorks target.
   REGNO is the register to read, or -1 for all; currently,
   REGNO is the register to read, or -1 for all; currently,
   it is ignored.  FIXME look at regno to improve efficiency.  */
   it is ignored.  FIXME look at regno to improve efficiency.  */
 
 
void
void
vx_read_register (regno)
vx_read_register (regno)
     int regno;
     int regno;
{
{
  char mips_greg_packet[MIPS_GREG_PLEN];
  char mips_greg_packet[MIPS_GREG_PLEN];
  char mips_fpreg_packet[MIPS_FPREG_PLEN];
  char mips_fpreg_packet[MIPS_FPREG_PLEN];
 
 
  /* Get general-purpose registers.  */
  /* Get general-purpose registers.  */
 
 
  net_read_registers (mips_greg_packet, MIPS_GREG_PLEN, PTRACE_GETREGS);
  net_read_registers (mips_greg_packet, MIPS_GREG_PLEN, PTRACE_GETREGS);
 
 
  /* this code copies the registers obtained by RPC
  /* this code copies the registers obtained by RPC
     stored in a structure(s) like this :
     stored in a structure(s) like this :
 
 
     Register(s)                Offset(s)
     Register(s)                Offset(s)
     gp 0-31                    0x00
     gp 0-31                    0x00
     hi                 0x80
     hi                 0x80
     lo                 0x84
     lo                 0x84
     sr                 0x88
     sr                 0x88
     pc                 0x8c
     pc                 0x8c
 
 
     into a stucture like this:
     into a stucture like this:
 
 
     0x00       GP 0-31
     0x00       GP 0-31
     0x80       SR
     0x80       SR
     0x84       LO
     0x84       LO
     0x88       HI
     0x88       HI
     0x8C       BAD             --- Not available currently
     0x8C       BAD             --- Not available currently
     0x90       CAUSE           --- Not available currently
     0x90       CAUSE           --- Not available currently
     0x94       PC
     0x94       PC
     0x98       FP 0-31
     0x98       FP 0-31
     0x118      FCSR
     0x118      FCSR
     0x11C      FIR             --- Not available currently
     0x11C      FIR             --- Not available currently
     0x120      FP              --- Not available currently
     0x120      FP              --- Not available currently
 
 
     structure is 0x124 (292) bytes in length */
     structure is 0x124 (292) bytes in length */
 
 
  /* Copy the general registers.  */
  /* Copy the general registers.  */
 
 
  bcopy (&mips_greg_packet[MIPS_R_GP0], &registers[0], 32 * MIPS_GREG_SIZE);
  bcopy (&mips_greg_packet[MIPS_R_GP0], &registers[0], 32 * MIPS_GREG_SIZE);
 
 
  /* Copy SR, LO, HI, and PC.  */
  /* Copy SR, LO, HI, and PC.  */
 
 
  bcopy (&mips_greg_packet[MIPS_R_SR],
  bcopy (&mips_greg_packet[MIPS_R_SR],
         &registers[REGISTER_BYTE (PS_REGNUM)], MIPS_GREG_SIZE);
         &registers[REGISTER_BYTE (PS_REGNUM)], MIPS_GREG_SIZE);
  bcopy (&mips_greg_packet[MIPS_R_LO],
  bcopy (&mips_greg_packet[MIPS_R_LO],
         &registers[REGISTER_BYTE (LO_REGNUM)], MIPS_GREG_SIZE);
         &registers[REGISTER_BYTE (LO_REGNUM)], MIPS_GREG_SIZE);
  bcopy (&mips_greg_packet[MIPS_R_HI],
  bcopy (&mips_greg_packet[MIPS_R_HI],
         &registers[REGISTER_BYTE (HI_REGNUM)], MIPS_GREG_SIZE);
         &registers[REGISTER_BYTE (HI_REGNUM)], MIPS_GREG_SIZE);
  bcopy (&mips_greg_packet[MIPS_R_PC],
  bcopy (&mips_greg_packet[MIPS_R_PC],
         &registers[REGISTER_BYTE (PC_REGNUM)], MIPS_GREG_SIZE);
         &registers[REGISTER_BYTE (PC_REGNUM)], MIPS_GREG_SIZE);
 
 
  /* If the target has floating point registers, fetch them.
  /* If the target has floating point registers, fetch them.
     Otherwise, zero the floating point register values in
     Otherwise, zero the floating point register values in
     registers[] for good measure, even though we might not
     registers[] for good measure, even though we might not
     need to.  */
     need to.  */
 
 
  if (target_has_fp)
  if (target_has_fp)
    {
    {
      net_read_registers (mips_fpreg_packet, MIPS_FPREG_PLEN,
      net_read_registers (mips_fpreg_packet, MIPS_FPREG_PLEN,
                          PTRACE_GETFPREGS);
                          PTRACE_GETFPREGS);
 
 
      /* Copy the floating point registers.  */
      /* Copy the floating point registers.  */
 
 
      bcopy (&mips_fpreg_packet[MIPS_R_FP0],
      bcopy (&mips_fpreg_packet[MIPS_R_FP0],
             &registers[REGISTER_BYTE (FP0_REGNUM)],
             &registers[REGISTER_BYTE (FP0_REGNUM)],
             REGISTER_RAW_SIZE (FP0_REGNUM) * 32);
             REGISTER_RAW_SIZE (FP0_REGNUM) * 32);
 
 
      /* Copy the floating point control/status register (fpcsr).  */
      /* Copy the floating point control/status register (fpcsr).  */
 
 
      bcopy (&mips_fpreg_packet[MIPS_R_FPCSR],
      bcopy (&mips_fpreg_packet[MIPS_R_FPCSR],
             &registers[REGISTER_BYTE (FCRCS_REGNUM)],
             &registers[REGISTER_BYTE (FCRCS_REGNUM)],
             REGISTER_RAW_SIZE (FCRCS_REGNUM));
             REGISTER_RAW_SIZE (FCRCS_REGNUM));
    }
    }
  else
  else
    {
    {
      bzero ((char *) &registers[REGISTER_BYTE (FP0_REGNUM)],
      bzero ((char *) &registers[REGISTER_BYTE (FP0_REGNUM)],
             REGISTER_RAW_SIZE (FP0_REGNUM) * 32);
             REGISTER_RAW_SIZE (FP0_REGNUM) * 32);
      bzero ((char *) &registers[REGISTER_BYTE (FCRCS_REGNUM)],
      bzero ((char *) &registers[REGISTER_BYTE (FCRCS_REGNUM)],
             REGISTER_RAW_SIZE (FCRCS_REGNUM));
             REGISTER_RAW_SIZE (FCRCS_REGNUM));
    }
    }
 
 
  /* Mark the register cache valid.  */
  /* Mark the register cache valid.  */
 
 
  registers_fetched ();
  registers_fetched ();
}
}
 
 
/* Store a register or registers into the VxWorks target.
/* Store a register or registers into the VxWorks target.
   REGNO is the register to store, or -1 for all; currently,
   REGNO is the register to store, or -1 for all; currently,
   it is ignored.  FIXME look at regno to improve efficiency.  */
   it is ignored.  FIXME look at regno to improve efficiency.  */
 
 
vx_write_register (regno)
vx_write_register (regno)
     int regno;
     int regno;
{
{
  char mips_greg_packet[MIPS_GREG_PLEN];
  char mips_greg_packet[MIPS_GREG_PLEN];
  char mips_fpreg_packet[MIPS_FPREG_PLEN];
  char mips_fpreg_packet[MIPS_FPREG_PLEN];
 
 
  /* Store general registers.  */
  /* Store general registers.  */
 
 
  bcopy (&registers[0], &mips_greg_packet[MIPS_R_GP0], 32 * MIPS_GREG_SIZE);
  bcopy (&registers[0], &mips_greg_packet[MIPS_R_GP0], 32 * MIPS_GREG_SIZE);
 
 
  /* Copy SR, LO, HI, and PC.  */
  /* Copy SR, LO, HI, and PC.  */
 
 
  bcopy (&registers[REGISTER_BYTE (PS_REGNUM)],
  bcopy (&registers[REGISTER_BYTE (PS_REGNUM)],
         &mips_greg_packet[MIPS_R_SR], MIPS_GREG_SIZE);
         &mips_greg_packet[MIPS_R_SR], MIPS_GREG_SIZE);
  bcopy (&registers[REGISTER_BYTE (LO_REGNUM)],
  bcopy (&registers[REGISTER_BYTE (LO_REGNUM)],
         &mips_greg_packet[MIPS_R_LO], MIPS_GREG_SIZE);
         &mips_greg_packet[MIPS_R_LO], MIPS_GREG_SIZE);
  bcopy (&registers[REGISTER_BYTE (HI_REGNUM)],
  bcopy (&registers[REGISTER_BYTE (HI_REGNUM)],
         &mips_greg_packet[MIPS_R_HI], MIPS_GREG_SIZE);
         &mips_greg_packet[MIPS_R_HI], MIPS_GREG_SIZE);
  bcopy (&registers[REGISTER_BYTE (PC_REGNUM)],
  bcopy (&registers[REGISTER_BYTE (PC_REGNUM)],
         &mips_greg_packet[MIPS_R_PC], MIPS_GREG_SIZE);
         &mips_greg_packet[MIPS_R_PC], MIPS_GREG_SIZE);
 
 
  net_write_registers (mips_greg_packet, MIPS_GREG_PLEN, PTRACE_SETREGS);
  net_write_registers (mips_greg_packet, MIPS_GREG_PLEN, PTRACE_SETREGS);
 
 
  /* Store floating point registers if the target has them.  */
  /* Store floating point registers if the target has them.  */
 
 
  if (target_has_fp)
  if (target_has_fp)
    {
    {
      /* Copy the floating point data registers.  */
      /* Copy the floating point data registers.  */
 
 
      bcopy (&registers[REGISTER_BYTE (FP0_REGNUM)],
      bcopy (&registers[REGISTER_BYTE (FP0_REGNUM)],
             &mips_fpreg_packet[MIPS_R_FP0],
             &mips_fpreg_packet[MIPS_R_FP0],
             REGISTER_RAW_SIZE (FP0_REGNUM) * 32);
             REGISTER_RAW_SIZE (FP0_REGNUM) * 32);
 
 
      /* Copy the floating point control/status register (fpcsr).  */
      /* Copy the floating point control/status register (fpcsr).  */
 
 
      bcopy (&registers[REGISTER_BYTE (FCRCS_REGNUM)],
      bcopy (&registers[REGISTER_BYTE (FCRCS_REGNUM)],
             &mips_fpreg_packet[MIPS_R_FPCSR],
             &mips_fpreg_packet[MIPS_R_FPCSR],
             REGISTER_RAW_SIZE (FCRCS_REGNUM));
             REGISTER_RAW_SIZE (FCRCS_REGNUM));
 
 
      net_write_registers (mips_fpreg_packet, MIPS_FPREG_PLEN,
      net_write_registers (mips_fpreg_packet, MIPS_FPREG_PLEN,
                           PTRACE_SETFPREGS);
                           PTRACE_SETFPREGS);
    }
    }
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.