OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.0/] [opcodes/] [ppc-dis.c] - Diff between revs 107 and 1765

Only display areas with differences | Details | Blame | View Log

Rev 107 Rev 1765
/* ppc-dis.c -- Disassemble PowerPC instructions
/* ppc-dis.c -- Disassemble PowerPC instructions
   Copyright 1994 Free Software Foundation, Inc.
   Copyright 1994 Free Software Foundation, Inc.
   Written by Ian Lance Taylor, Cygnus Support
   Written by Ian Lance Taylor, Cygnus Support
 
 
This file is part of GDB, GAS, and the GNU binutils.
This file is part of GDB, GAS, and the GNU binutils.
 
 
GDB, GAS, and the GNU binutils are free software; you can redistribute
GDB, GAS, and the GNU binutils are free software; you can redistribute
them and/or modify them under the terms of the GNU General Public
them and/or modify them under the terms of the GNU General Public
License as published by the Free Software Foundation; either version
License as published by the Free Software Foundation; either version
2, or (at your option) any later version.
2, or (at your option) any later version.
 
 
GDB, GAS, and the GNU binutils are distributed in the hope that they
GDB, GAS, and the GNU binutils are distributed in the hope that they
will be useful, but WITHOUT ANY WARRANTY; without even the implied
will be useful, but WITHOUT ANY WARRANTY; without even the implied
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See
the GNU General Public License for more details.
the GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this file; see the file COPYING.  If not, write to the Free
along with this file; see the file COPYING.  If not, write to the Free
Software Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
Software Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
 
 
#include <stdio.h>
#include <stdio.h>
#include "ansidecl.h"
#include "ansidecl.h"
#include "sysdep.h"
#include "sysdep.h"
#include "dis-asm.h"
#include "dis-asm.h"
#include "opcode/ppc.h"
#include "opcode/ppc.h"
 
 
/* This file provides several disassembler functions, all of which use
/* This file provides several disassembler functions, all of which use
   the disassembler interface defined in dis-asm.h.  Several functions
   the disassembler interface defined in dis-asm.h.  Several functions
   are provided because this file handles disassembly for the PowerPC
   are provided because this file handles disassembly for the PowerPC
   in both big and little endian mode and also for the POWER (RS/6000)
   in both big and little endian mode and also for the POWER (RS/6000)
   chip.  */
   chip.  */
 
 
static int print_insn_powerpc PARAMS ((bfd_vma, struct disassemble_info *,
static int print_insn_powerpc PARAMS ((bfd_vma, struct disassemble_info *,
                                       int bigendian, int dialect));
                                       int bigendian, int dialect));
 
 
/* Print a big endian PowerPC instruction.  For convenience, also
/* Print a big endian PowerPC instruction.  For convenience, also
   disassemble instructions supported by the Motorola PowerPC 601.  */
   disassemble instructions supported by the Motorola PowerPC 601.  */
 
 
int
int
print_insn_big_powerpc (memaddr, info)
print_insn_big_powerpc (memaddr, info)
     bfd_vma memaddr;
     bfd_vma memaddr;
     struct disassemble_info *info;
     struct disassemble_info *info;
{
{
  return print_insn_powerpc (memaddr, info, 1,
  return print_insn_powerpc (memaddr, info, 1,
                             PPC_OPCODE_PPC | PPC_OPCODE_601);
                             PPC_OPCODE_PPC | PPC_OPCODE_601);
}
}
 
 
/* Print a little endian PowerPC instruction.  For convenience, also
/* Print a little endian PowerPC instruction.  For convenience, also
   disassemble instructions supported by the Motorola PowerPC 601.  */
   disassemble instructions supported by the Motorola PowerPC 601.  */
 
 
int
int
print_insn_little_powerpc (memaddr, info)
print_insn_little_powerpc (memaddr, info)
     bfd_vma memaddr;
     bfd_vma memaddr;
     struct disassemble_info *info;
     struct disassemble_info *info;
{
{
  return print_insn_powerpc (memaddr, info, 0,
  return print_insn_powerpc (memaddr, info, 0,
                             PPC_OPCODE_PPC | PPC_OPCODE_601);
                             PPC_OPCODE_PPC | PPC_OPCODE_601);
}
}
 
 
/* Print a POWER (RS/6000) instruction.  */
/* Print a POWER (RS/6000) instruction.  */
 
 
int
int
print_insn_rs6000 (memaddr, info)
print_insn_rs6000 (memaddr, info)
     bfd_vma memaddr;
     bfd_vma memaddr;
     struct disassemble_info *info;
     struct disassemble_info *info;
{
{
  return print_insn_powerpc (memaddr, info, 1, PPC_OPCODE_POWER);
  return print_insn_powerpc (memaddr, info, 1, PPC_OPCODE_POWER);
}
}
 
 
/* Print a PowerPC or POWER instruction.  */
/* Print a PowerPC or POWER instruction.  */
 
 
static int
static int
print_insn_powerpc (memaddr, info, bigendian, dialect)
print_insn_powerpc (memaddr, info, bigendian, dialect)
     bfd_vma memaddr;
     bfd_vma memaddr;
     struct disassemble_info *info;
     struct disassemble_info *info;
     int bigendian;
     int bigendian;
     int dialect;
     int dialect;
{
{
  bfd_byte buffer[4];
  bfd_byte buffer[4];
  int status;
  int status;
  unsigned long insn;
  unsigned long insn;
  const struct powerpc_opcode *opcode;
  const struct powerpc_opcode *opcode;
  const struct powerpc_opcode *opcode_end;
  const struct powerpc_opcode *opcode_end;
  unsigned long op;
  unsigned long op;
 
 
  status = (*info->read_memory_func) (memaddr, buffer, 4, info);
  status = (*info->read_memory_func) (memaddr, buffer, 4, info);
  if (status != 0)
  if (status != 0)
    {
    {
      (*info->memory_error_func) (status, memaddr, info);
      (*info->memory_error_func) (status, memaddr, info);
      return -1;
      return -1;
    }
    }
 
 
  if (bigendian)
  if (bigendian)
    insn = bfd_getb32 (buffer);
    insn = bfd_getb32 (buffer);
  else
  else
    insn = bfd_getl32 (buffer);
    insn = bfd_getl32 (buffer);
 
 
  /* Get the major opcode of the instruction.  */
  /* Get the major opcode of the instruction.  */
  op = PPC_OP (insn);
  op = PPC_OP (insn);
 
 
  /* Find the first match in the opcode table.  We could speed this up
  /* Find the first match in the opcode table.  We could speed this up
     a bit by doing a binary search on the major opcode.  */
     a bit by doing a binary search on the major opcode.  */
  opcode_end = powerpc_opcodes + powerpc_num_opcodes;
  opcode_end = powerpc_opcodes + powerpc_num_opcodes;
  for (opcode = powerpc_opcodes; opcode < opcode_end; opcode++)
  for (opcode = powerpc_opcodes; opcode < opcode_end; opcode++)
    {
    {
      unsigned long table_op;
      unsigned long table_op;
      const unsigned char *opindex;
      const unsigned char *opindex;
      const struct powerpc_operand *operand;
      const struct powerpc_operand *operand;
      int invalid;
      int invalid;
      int need_comma;
      int need_comma;
      int need_paren;
      int need_paren;
 
 
      table_op = PPC_OP (opcode->opcode);
      table_op = PPC_OP (opcode->opcode);
      if (op < table_op)
      if (op < table_op)
        break;
        break;
      if (op > table_op)
      if (op > table_op)
        continue;
        continue;
 
 
      if ((insn & opcode->mask) != opcode->opcode
      if ((insn & opcode->mask) != opcode->opcode
          || (opcode->flags & dialect) == 0)
          || (opcode->flags & dialect) == 0)
        continue;
        continue;
 
 
      /* Make two passes over the operands.  First see if any of them
      /* Make two passes over the operands.  First see if any of them
         have extraction functions, and, if they do, make sure the
         have extraction functions, and, if they do, make sure the
         instruction is valid.  */
         instruction is valid.  */
      invalid = 0;
      invalid = 0;
      for (opindex = opcode->operands; *opindex != 0; opindex++)
      for (opindex = opcode->operands; *opindex != 0; opindex++)
        {
        {
          operand = powerpc_operands + *opindex;
          operand = powerpc_operands + *opindex;
          if (operand->extract)
          if (operand->extract)
            (*operand->extract) (insn, &invalid);
            (*operand->extract) (insn, &invalid);
        }
        }
      if (invalid)
      if (invalid)
        continue;
        continue;
 
 
      /* The instruction is valid.  */
      /* The instruction is valid.  */
      (*info->fprintf_func) (info->stream, "%s", opcode->name);
      (*info->fprintf_func) (info->stream, "%s", opcode->name);
      if (opcode->operands[0] != 0)
      if (opcode->operands[0] != 0)
        (*info->fprintf_func) (info->stream, "\t");
        (*info->fprintf_func) (info->stream, "\t");
 
 
      /* Now extract and print the operands.  */
      /* Now extract and print the operands.  */
      need_comma = 0;
      need_comma = 0;
      need_paren = 0;
      need_paren = 0;
      for (opindex = opcode->operands; *opindex != 0; opindex++)
      for (opindex = opcode->operands; *opindex != 0; opindex++)
        {
        {
          long value;
          long value;
 
 
          operand = powerpc_operands + *opindex;
          operand = powerpc_operands + *opindex;
 
 
          /* Operands that are marked FAKE are simply ignored.  We
          /* Operands that are marked FAKE are simply ignored.  We
             already made sure that the extract function considered
             already made sure that the extract function considered
             the instruction to be valid.  */
             the instruction to be valid.  */
          if ((operand->flags & PPC_OPERAND_FAKE) != 0)
          if ((operand->flags & PPC_OPERAND_FAKE) != 0)
            continue;
            continue;
 
 
          /* Extract the value from the instruction.  */
          /* Extract the value from the instruction.  */
          if (operand->extract)
          if (operand->extract)
            value = (*operand->extract) (insn, (int *) NULL);
            value = (*operand->extract) (insn, (int *) NULL);
          else
          else
            {
            {
              value = (insn >> operand->shift) & ((1 << operand->bits) - 1);
              value = (insn >> operand->shift) & ((1 << operand->bits) - 1);
              if ((operand->flags & PPC_OPERAND_SIGNED) != 0
              if ((operand->flags & PPC_OPERAND_SIGNED) != 0
                  && (value & (1 << (operand->bits - 1))) != 0)
                  && (value & (1 << (operand->bits - 1))) != 0)
                value -= 1 << operand->bits;
                value -= 1 << operand->bits;
            }
            }
 
 
          /* If the operand is optional, and the value is zero, don't
          /* If the operand is optional, and the value is zero, don't
             print anything.  */
             print anything.  */
          if ((operand->flags & PPC_OPERAND_OPTIONAL) != 0
          if ((operand->flags & PPC_OPERAND_OPTIONAL) != 0
              && (operand->flags & PPC_OPERAND_NEXT) == 0
              && (operand->flags & PPC_OPERAND_NEXT) == 0
              && value == 0)
              && value == 0)
            continue;
            continue;
 
 
          if (need_comma)
          if (need_comma)
            {
            {
              (*info->fprintf_func) (info->stream, ",");
              (*info->fprintf_func) (info->stream, ",");
              need_comma = 0;
              need_comma = 0;
            }
            }
 
 
          /* Print the operand as directed by the flags.  */
          /* Print the operand as directed by the flags.  */
          if ((operand->flags & PPC_OPERAND_GPR) != 0)
          if ((operand->flags & PPC_OPERAND_GPR) != 0)
            (*info->fprintf_func) (info->stream, "r%ld", value);
            (*info->fprintf_func) (info->stream, "r%ld", value);
          else if ((operand->flags & PPC_OPERAND_FPR) != 0)
          else if ((operand->flags & PPC_OPERAND_FPR) != 0)
            (*info->fprintf_func) (info->stream, "f%ld", value);
            (*info->fprintf_func) (info->stream, "f%ld", value);
          else if ((operand->flags & PPC_OPERAND_RELATIVE) != 0)
          else if ((operand->flags & PPC_OPERAND_RELATIVE) != 0)
            (*info->print_address_func) (memaddr + value, info);
            (*info->print_address_func) (memaddr + value, info);
          else if ((operand->flags & PPC_OPERAND_ABSOLUTE) != 0)
          else if ((operand->flags & PPC_OPERAND_ABSOLUTE) != 0)
            (*info->print_address_func) ((bfd_vma) value & 0xffffffff, info);
            (*info->print_address_func) ((bfd_vma) value & 0xffffffff, info);
          else if ((operand->flags & PPC_OPERAND_CR) == 0
          else if ((operand->flags & PPC_OPERAND_CR) == 0
                   || (dialect & PPC_OPCODE_PPC) == 0)
                   || (dialect & PPC_OPCODE_PPC) == 0)
            (*info->fprintf_func) (info->stream, "%ld", value);
            (*info->fprintf_func) (info->stream, "%ld", value);
          else
          else
            {
            {
              if (operand->bits == 3)
              if (operand->bits == 3)
                (*info->fprintf_func) (info->stream, "cr%d", value);
                (*info->fprintf_func) (info->stream, "cr%d", value);
              else
              else
                {
                {
                  static const char *cbnames[4] = { "lt", "gt", "eq", "so" };
                  static const char *cbnames[4] = { "lt", "gt", "eq", "so" };
                  int cr;
                  int cr;
                  int cc;
                  int cc;
 
 
                  cr = value >> 2;
                  cr = value >> 2;
                  if (cr != 0)
                  if (cr != 0)
                    (*info->fprintf_func) (info->stream, "4*cr%d", cr);
                    (*info->fprintf_func) (info->stream, "4*cr%d", cr);
                  cc = value & 3;
                  cc = value & 3;
                  if (cc != 0)
                  if (cc != 0)
                    {
                    {
                      if (cr != 0)
                      if (cr != 0)
                        (*info->fprintf_func) (info->stream, "+");
                        (*info->fprintf_func) (info->stream, "+");
                      (*info->fprintf_func) (info->stream, "%s", cbnames[cc]);
                      (*info->fprintf_func) (info->stream, "%s", cbnames[cc]);
                    }
                    }
                }
                }
            }
            }
 
 
          if (need_paren)
          if (need_paren)
            {
            {
              (*info->fprintf_func) (info->stream, ")");
              (*info->fprintf_func) (info->stream, ")");
              need_paren = 0;
              need_paren = 0;
            }
            }
 
 
          if ((operand->flags & PPC_OPERAND_PARENS) == 0)
          if ((operand->flags & PPC_OPERAND_PARENS) == 0)
            need_comma = 1;
            need_comma = 1;
          else
          else
            {
            {
              (*info->fprintf_func) (info->stream, "(");
              (*info->fprintf_func) (info->stream, "(");
              need_paren = 1;
              need_paren = 1;
            }
            }
        }
        }
 
 
      /* We have found and printed an instruction; return.  */
      /* We have found and printed an instruction; return.  */
      return 4;
      return 4;
    }
    }
 
 
  /* We could not find a match.  */
  /* We could not find a match.  */
  (*info->fprintf_func) (info->stream, ".long 0x%lx", insn);
  (*info->fprintf_func) (info->stream, ".long 0x%lx", insn);
 
 
  return 4;
  return 4;
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.