OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.3/] [opcodes/] [arc-dis.h] - Diff between revs 1181 and 1765

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 1181 Rev 1765
/* Disassembler structures definitions for the ARC.
/* Disassembler structures definitions for the ARC.
   Copyright 1994, 1995, 1997, 1998, 2000, 2001
   Copyright 1994, 1995, 1997, 1998, 2000, 2001
   Free Software Foundation, Inc.
   Free Software Foundation, Inc.
   Contributed by Doug Evans (dje@cygnus.com).
   Contributed by Doug Evans (dje@cygnus.com).
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2 of the License, or
   the Free Software Foundation; either version 2 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software Foundation,
   along with this program; if not, write to the Free Software Foundation,
   Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
   Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
 
 
#ifndef ARCDIS_H
#ifndef ARCDIS_H
#define ARCDIS_H
#define ARCDIS_H
 
 
enum
enum
{
{
  BR_exec_when_no_jump,
  BR_exec_when_no_jump,
  BR_exec_always,
  BR_exec_always,
  BR_exec_when_jump
  BR_exec_when_jump
};
};
 
 
enum Flow
enum Flow
{
{
  noflow,
  noflow,
  direct_jump,
  direct_jump,
  direct_call,
  direct_call,
  indirect_jump,
  indirect_jump,
  indirect_call,
  indirect_call,
  invalid_instr
  invalid_instr
};
};
 
 
enum { no_reg = 99 };
enum { no_reg = 99 };
enum { allOperandsSize = 256 };
enum { allOperandsSize = 256 };
 
 
struct arcDisState
struct arcDisState
{
{
  void *_this;
  void *_this;
  int instructionLen;
  int instructionLen;
  void (*err)(void*, const char*);
  void (*err)(void*, const char*);
  const char *(*coreRegName)(void*, int);
  const char *(*coreRegName)(void*, int);
  const char *(*auxRegName)(void*, int);
  const char *(*auxRegName)(void*, int);
  const char *(*condCodeName)(void*, int);
  const char *(*condCodeName)(void*, int);
  const char *(*instName)(void*, int, int, int*);
  const char *(*instName)(void*, int, int, int*);
 
 
  unsigned char* instruction;
  unsigned char* instruction;
  unsigned index;
  unsigned index;
  const char *comm[6]; /* instr name, cond, NOP, 3 operands  */
  const char *comm[6]; /* instr name, cond, NOP, 3 operands  */
  int opWidth;
  int opWidth;
  int targets[4];
  int targets[4];
  int addresses[4];
  int addresses[4];
  /* Set as a side-effect of calling the disassembler.
  /* Set as a side-effect of calling the disassembler.
     Used only by the debugger.  */
     Used only by the debugger.  */
  enum Flow flow;
  enum Flow flow;
  int register_for_indirect_jump;
  int register_for_indirect_jump;
  int ea_reg1, ea_reg2, _offset;
  int ea_reg1, ea_reg2, _offset;
  int _cond, _opcode;
  int _cond, _opcode;
  unsigned long words[2];
  unsigned long words[2];
  char *commentBuffer;
  char *commentBuffer;
  char instrBuffer[40];
  char instrBuffer[40];
  char operandBuffer[allOperandsSize];
  char operandBuffer[allOperandsSize];
  char _ea_present;
  char _ea_present;
  char _mem_load;
  char _mem_load;
  char _load_len;
  char _load_len;
  char nullifyMode;
  char nullifyMode;
  unsigned char commNum;
  unsigned char commNum;
  unsigned char isBranch;
  unsigned char isBranch;
  unsigned char tcnt;
  unsigned char tcnt;
  unsigned char acnt;
  unsigned char acnt;
};
};
 
 
#define __TRANSLATION_REQUIRED(state) ((state).acnt != 0)
#define __TRANSLATION_REQUIRED(state) ((state).acnt != 0)
 
 
#endif
#endif
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.