OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.3/] [sim/] [m32r/] [cpuall.h] - Diff between revs 1181 and 1765

Only display areas with differences | Details | Blame | View Log

Rev 1181 Rev 1765
/* Simulator CPU header for m32r.
/* Simulator CPU header for m32r.
 
 
THIS FILE IS MACHINE GENERATED WITH CGEN.
THIS FILE IS MACHINE GENERATED WITH CGEN.
 
 
Copyright 1996, 1997, 1998, 1999, 2000, 2001 Free Software Foundation, Inc.
Copyright 1996, 1997, 1998, 1999, 2000, 2001 Free Software Foundation, Inc.
 
 
This file is part of the GNU simulators.
This file is part of the GNU simulators.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
the Free Software Foundation; either version 2, or (at your option)
any later version.
any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License along
You should have received a copy of the GNU General Public License along
with this program; if not, write to the Free Software Foundation, Inc.,
with this program; if not, write to the Free Software Foundation, Inc.,
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 
 
*/
*/
 
 
#ifndef M32R_CPUALL_H
#ifndef M32R_CPUALL_H
#define M32R_CPUALL_H
#define M32R_CPUALL_H
 
 
/* Include files for each cpu family.  */
/* Include files for each cpu family.  */
 
 
#ifdef WANT_CPU_M32RBF
#ifdef WANT_CPU_M32RBF
#include "eng.h"
#include "eng.h"
#include "cgen-engine.h"
#include "cgen-engine.h"
#include "cpu.h"
#include "cpu.h"
#include "decode.h"
#include "decode.h"
#endif
#endif
 
 
#ifdef WANT_CPU_M32RXF
#ifdef WANT_CPU_M32RXF
#include "engx.h"
#include "engx.h"
#include "cgen-engine.h"
#include "cgen-engine.h"
#include "cpux.h"
#include "cpux.h"
#include "decodex.h"
#include "decodex.h"
#endif
#endif
 
 
extern const MACH m32r_mach;
extern const MACH m32r_mach;
extern const MACH m32rx_mach;
extern const MACH m32rx_mach;
 
 
#ifndef WANT_CPU
#ifndef WANT_CPU
/* The ARGBUF struct.  */
/* The ARGBUF struct.  */
struct argbuf {
struct argbuf {
  /* These are the baseclass definitions.  */
  /* These are the baseclass definitions.  */
  IADDR addr;
  IADDR addr;
  const IDESC *idesc;
  const IDESC *idesc;
  char trace_p;
  char trace_p;
  char profile_p;
  char profile_p;
  /* ??? Temporary hack for skip insns.  */
  /* ??? Temporary hack for skip insns.  */
  char skip_count;
  char skip_count;
  char unused;
  char unused;
  /* cpu specific data follows */
  /* cpu specific data follows */
};
};
#endif
#endif
 
 
#ifndef WANT_CPU
#ifndef WANT_CPU
/* A cached insn.
/* A cached insn.
 
 
   ??? SCACHE used to contain more than just argbuf.  We could delete the
   ??? SCACHE used to contain more than just argbuf.  We could delete the
   type entirely and always just use ARGBUF, but for future concerns and as
   type entirely and always just use ARGBUF, but for future concerns and as
   a level of abstraction it is left in.  */
   a level of abstraction it is left in.  */
 
 
struct scache {
struct scache {
  struct argbuf argbuf;
  struct argbuf argbuf;
};
};
#endif
#endif
 
 
#endif /* M32R_CPUALL_H */
#endif /* M32R_CPUALL_H */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.