#ifndef _BOARD_H_
|
#ifndef _BOARD_H_
|
#define _BOARD_H_
|
#define _BOARD_H_
|
|
|
#define MC_ENABLED 1
|
#define MC_ENABLED 1
|
#define IC_ENABLE 0
|
#define IC_ENABLE 0
|
#define IC_SIZE 8192
|
#define IC_SIZE 8192
|
#define DC_ENABLE 0
|
#define DC_ENABLE 0
|
#define DC_SIZE 8192
|
#define DC_SIZE 8192
|
|
|
#define MC_CSR_VAL 0x0B000300
|
#define MC_CSR_VAL 0x0B000300
|
#define MC_MASK_VAL 0x000000e0
|
#define MC_MASK_VAL 0x000000e0
|
#define FLASH_BASE_ADDR 0x04000000
|
#define FLASH_BASE_ADDR 0x04000000
|
#define FLASH_SIZE 0x02000000
|
#define FLASH_SIZE 0x02000000
|
#define FLASH_BLOCK_SIZE 0x20000
|
#define FLASH_BLOCK_SIZE 0x20000
|
#define FLASH_TMS_VAL 0x00102102
|
#define FLASH_TMS_VAL 0x00102102
|
#define SDRAM_BASE_ADDR 0x00000000
|
#define SDRAM_BASE_ADDR 0x00000000
|
#define SDRAM_TMS_VAL 0x07248230
|
#define SDRAM_TMS_VAL 0x07248230
|
|
|
#define IN_CLK 25000000
|
#define IN_CLK 25000000
|
#define TICKS_PER_SEC 100
|
#define TICKS_PER_SEC 100
|
#define STACK_SIZE 0x10000
|
#define STACK_SIZE 0x10000
|
#define UART_BAUD_RATE 9600 /* 115200 */
|
#define UART_BAUD_RATE 9600 /* 115200 */
|
|
|
#define UART_BASE 0x90000000
|
#define UART_BASE 0x90000000
|
#define UART_IRQ 19
|
#define UART_IRQ 19
|
#define ETH_BASE 0xD0000000
|
#define ETH_BASE 0xD0000000
|
#define ETH_IRQ 15
|
#define ETH_IRQ 15
|
|
|
#define MC_BASE_ADDR 0x60000000
|
#define MC_BASE_ADDR 0x60000000
|
|
|
/* Register access macros */
|
/* Register access macros */
|
#define REG8(add) *((volatile unsigned char *)(add))
|
#define REG8(add) *((volatile unsigned char *)(add))
|
#define REG16(add) *((volatile unsigned short *)(add))
|
#define REG16(add) *((volatile unsigned short *)(add))
|
#define REG32(add) *((volatile unsigned long *)(add))
|
#define REG32(add) *((volatile unsigned long *)(add))
|
|
|
#endif
|
#endif
|
|
|
