URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 1275 |
Rev 1765 |
|
|
DE10x
|
DE10x
|
=====
|
=====
|
|
|
Memory Addresses:
|
Memory Addresses:
|
|
|
SW1 SW2 SW3 SW4
|
SW1 SW2 SW3 SW4
|
64K on on on on d0000 dbfff
|
64K on on on on d0000 dbfff
|
off on on on c0000 cbfff
|
off on on on c0000 cbfff
|
off off on on e0000 ebfff
|
off off on on e0000 ebfff
|
|
|
32K on on off on d8000 dbfff
|
32K on on off on d8000 dbfff
|
off on off on c8000 cbfff
|
off on off on c8000 cbfff
|
off off off on e8000 ebfff
|
off off off on e8000 ebfff
|
|
|
DBR ROM on on dc000 dffff
|
DBR ROM on on dc000 dffff
|
off on cc000 cffff
|
off on cc000 cffff
|
off off ec000 effff
|
off off ec000 effff
|
|
|
Note that the 2K mode is set by SW3/SW4 on/off or off/off. Address
|
Note that the 2K mode is set by SW3/SW4 on/off or off/off. Address
|
assignment is through the RBSA register.
|
assignment is through the RBSA register.
|
|
|
I/O Address:
|
I/O Address:
|
SW5
|
SW5
|
0x300 on
|
0x300 on
|
0x200 off
|
0x200 off
|
|
|
Remote Boot:
|
Remote Boot:
|
SW6
|
SW6
|
Disable on
|
Disable on
|
Enable off
|
Enable off
|
|
|
Remote Boot Timeout:
|
Remote Boot Timeout:
|
SW7
|
SW7
|
2.5min on
|
2.5min on
|
30s off
|
30s off
|
|
|
IRQ:
|
IRQ:
|
SW8 SW9 SW10 SW11 SW12
|
SW8 SW9 SW10 SW11 SW12
|
2 on off off off off
|
2 on off off off off
|
3 off on off off off
|
3 off on off off off
|
4 off off on off off
|
4 off off on off off
|
5 off off off on off
|
5 off off off on off
|
7 off off off off on
|
7 off off off off on
|
|
|
DE20x
|
DE20x
|
=====
|
=====
|
|
|
Memory Size:
|
Memory Size:
|
|
|
SW3 SW4
|
SW3 SW4
|
64K on on
|
64K on on
|
32K off on
|
32K off on
|
2K on off
|
2K on off
|
2K off off
|
2K off off
|
|
|
Start Addresses:
|
Start Addresses:
|
|
|
SW1 SW2 SW3 SW4
|
SW1 SW2 SW3 SW4
|
64K on on on on c0000 cffff
|
64K on on on on c0000 cffff
|
on off on on d0000 dffff
|
on off on on d0000 dffff
|
off on on on e0000 effff
|
off on on on e0000 effff
|
|
|
32K on on off off c8000 cffff
|
32K on on off off c8000 cffff
|
on off off off d8000 dffff
|
on off off off d8000 dffff
|
off on off off e8000 effff
|
off on off off e8000 effff
|
|
|
Illegal off off - - - -
|
Illegal off off - - - -
|
|
|
I/O Address:
|
I/O Address:
|
SW5
|
SW5
|
0x300 on
|
0x300 on
|
0x200 off
|
0x200 off
|
|
|
Remote Boot:
|
Remote Boot:
|
SW6
|
SW6
|
Disable on
|
Disable on
|
Enable off
|
Enable off
|
|
|
Remote Boot Timeout:
|
Remote Boot Timeout:
|
SW7
|
SW7
|
2.5min on
|
2.5min on
|
30s off
|
30s off
|
|
|
IRQ:
|
IRQ:
|
SW8 SW9 SW10 SW11 SW12
|
SW8 SW9 SW10 SW11 SW12
|
5 on off off off off
|
5 on off off off off
|
9 off on off off off
|
9 off on off off off
|
10 off off on off off
|
10 off off on off off
|
11 off off off on off
|
11 off off off on off
|
15 off off off off on
|
15 off off off off on
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.