OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [mp3/] [sw/] [setpc/] [setpc.S] - Diff between revs 505 and 1765

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 505 Rev 1765
#include "spr_defs.h"
#include "spr_defs.h"
        .extern main
        .extern main
        .extern _src_beg
        .extern _src_beg
        .extern _dst_beg
        .extern _dst_beg
        .extern _dst_end
        .extern _dst_end
.org 0x100
.org 0x100
_reset:
_reset:
        l.nop
        l.nop
        l.nop
        l.nop
        l.movhi r0, 0x0
        l.movhi r0, 0x0
        l.slli  r0,r0,16
        l.slli  r0,r0,16
        l.addi  r1,r0,0x0
        l.addi  r1,r0,0x0
        l.addi  r2,r0,0x0
        l.addi  r2,r0,0x0
        l.addi  r3,r0,0x0
        l.addi  r3,r0,0x0
        l.addi  r4,r0,0x0
        l.addi  r4,r0,0x0
        l.addi  r5,r0,0x0
        l.addi  r5,r0,0x0
        l.addi  r6,r0,0x0
        l.addi  r6,r0,0x0
        l.addi  r7,r0,0x0
        l.addi  r7,r0,0x0
        l.addi  r8,r0,0x0
        l.addi  r8,r0,0x0
        l.addi  r9,r0,0x1234
        l.addi  r9,r0,0x1234
        l.addi  r10,r0,0x0
        l.addi  r10,r0,0x0
        l.addi  r11,r0,0x0
        l.addi  r11,r0,0x0
        l.addi  r12,r0,0x0
        l.addi  r12,r0,0x0
        l.addi  r13,r0,0x0
        l.addi  r13,r0,0x0
        l.addi  r14,r0,0x0
        l.addi  r14,r0,0x0
        l.addi  r15,r0,0x0
        l.addi  r15,r0,0x0
        l.addi  r16,r0,0x0
        l.addi  r16,r0,0x0
        l.addi  r17,r0,0x0
        l.addi  r17,r0,0x0
        l.addi  r18,r0,0x0
        l.addi  r18,r0,0x0
        l.addi  r19,r0,0x0
        l.addi  r19,r0,0x0
        l.addi  r20,r0,0x0
        l.addi  r20,r0,0x0
        l.addi  r21,r0,0x0
        l.addi  r21,r0,0x0
        l.addi  r22,r0,0x0
        l.addi  r22,r0,0x0
        l.addi  r23,r0,0x0
        l.addi  r23,r0,0x0
        l.addi  r24,r0,0x0
        l.addi  r24,r0,0x0
        l.addi  r25,r0,0x0
        l.addi  r25,r0,0x0
        l.addi  r26,r0,0x0
        l.addi  r26,r0,0x0
        l.addi  r27,r0,0x0
        l.addi  r27,r0,0x0
        l.addi  r28,r0,0x0
        l.addi  r28,r0,0x0
        l.addi  r29,r0,0x0
        l.addi  r29,r0,0x0
        l.addi  r30,r0,0x0
        l.addi  r30,r0,0x0
        l.addi  r31,r0,0x0
        l.addi  r31,r0,0x0
        l.movhi r2,hi(_main)
        l.movhi r2,hi(_main)
        l.ori   r2,r2,lo(_main)
        l.ori   r2,r2,lo(_main)
        l.jr    r2
        l.jr    r2
        l.addi  r2,r0,0
        l.addi  r2,r0,0
.org 0x2000
.org 0x2000
_main:
_main:
        l.nop
        l.nop
        l.nop
        l.nop
_loop:
_loop:
        l.addi r11,r11,1
        l.addi r11,r11,1
        l.addi r11,r11,2
        l.addi r11,r11,2
        l.addi r11,r11,3
        l.addi r11,r11,3
        l.addi r4,r0,SPR_PC
        l.addi r4,r0,SPR_PC
        l.movhi r5,hi(_setpc)
        l.movhi r5,hi(_setpc)
        l.addi r5,r5,lo(_setpc)
        l.addi r5,r5,lo(_setpc)
        l.mtspr r4,r5,0         # set PC
        l.mtspr r4,r5,0         # set PC
        l.addi r11,r11,4
        l.addi r11,r11,4
        l.j _stop
        l.j _stop
        l.addi r11,r11,5
        l.addi r11,r11,5
        l.nop
        l.nop
.org 0x3000
.org 0x3000
_setpc:
_setpc:
        l.addi r12,r12,1
        l.addi r12,r12,1
        l.addi r12,r12,2
        l.addi r12,r12,2
_stop:
_stop:
        l.addi r12,r12,3
        l.addi r12,r12,3
        l.nop
        l.nop
        l.movhi r15,hi(0xdeaddea1)
        l.movhi r15,hi(0xdeaddea1)
        l.ori   r15,r15,lo(0xdeaddea1)
        l.ori   r15,r15,lo(0xdeaddea1)
        l.add   r15,r15,r11
        l.add   r15,r15,r11
        l.add   r15,r15,r12
        l.add   r15,r15,r12
        l.mtspr r0,r15,0x1234
        l.mtspr r0,r15,0x1234
        l.nop
        l.nop
        l.sys 203
        l.sys 203
        l.nop
        l.nop
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.