OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [orpmon/] [flash.ld] - Diff between revs 816 and 820

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 816 Rev 820
MEMORY
MEMORY
        {
        {
        flash   : ORIGIN = 0x04000000, LENGTH = 0x00100000
        flash   : ORIGIN = 0x04000000, LENGTH = 0x00100000
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
        ram     : ORIGIN = 0x00002000, LENGTH = 0x00200000 - 0x00002000
        ram     : ORIGIN = 0x00002000, LENGTH = 0x00200000 - 0x00002000
        }
        }
SECTIONS
SECTIONS
{
{
        .reset :
        .reset :
        {
        {
 
        *(.crc)
        *(.reset)
        *(.reset)
        } > flash
        } > flash
        .text ALIGN(0x04):
        .text ALIGN(0x04):
        {
        {
        *(.text)
        *(.text)
        } > flash
        } > flash
        .rodata :
        .rodata :
        {
        {
        *(.rodata)
        *(.rodata)
        } > flash
        } > flash
        .dummy ALIGN(0x04):
        .dummy ALIGN(0x04):
        {
        {
        _src_beg = .;
        _src_beg = .;
        }
        }
        .vectors :
        .vectors :
        AT ( ADDR (.dummy) )
        AT ( ADDR (.dummy) )
        {
        {
        _vec_start = .;
        _vec_start = .;
        *(.vectors)
        *(.vectors)
        _vec_end = .;
        _vec_end = .;
        } > vectors
        } > vectors
        .data :
        .data :
        AT ( ADDR (.dummy) + SIZEOF (.vectors) )
        AT ( ADDR (.dummy) + SIZEOF (.vectors) )
        {
        {
        _dst_beg = .;
        _dst_beg = .;
        *(.data)
        *(.data)
        _dst_end = .;
        _dst_end = .;
        } > ram
        } > ram
        .bss :
        .bss :
        {
        {
        *(.bss)
        *(.bss)
        } > ram
        } > ram
        .stack :
        .stack :
        {
        {
        *(.stack)
        *(.stack)
        _src_addr = .;
        _src_addr = .;
        } > ram
        } > ram
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.