#include "spr_defs.h"
|
#include "spr_defs.h"
|
#include "board.h"
|
#include "board.h"
|
#include "mc.h"
|
#include "mc.h"
|
|
|
.extern _reset_support
|
.extern _reset_support
|
.extern _eth_int
|
.extern _eth_int
|
.extern _src_beg
|
.extern _src_beg
|
.extern _dst_beg
|
.extern _dst_beg
|
.extern _dst_end
|
.extern _dst_end
|
.extern _c_reset
|
.extern _c_reset
|
.extern _int_main
|
.extern _int_main
|
.extern _tick_interrupt
|
.extern _tick_interrupt
|
.extern _crc32
|
.extern _crc32
|
|
|
/* Used by global.src_addr for default value */
|
/* Used by global.src_addr for default value */
|
.extern _src_addr
|
.extern _src_addr
|
|
|
.global _align
|
.global _align
|
.global _calc_mycrc32
|
.global _calc_mycrc32
|
.global _mycrc32
|
.global _mycrc32
|
.global _mysize
|
.global _mysize
|
|
|
.section .stack, "aw", @nobits
|
.section .stack, "aw", @nobits
|
.space STACK_SIZE
|
.space STACK_SIZE
|
_stack:
|
_stack:
|
.section .crc
|
.section .crc
|
_mycrc32:
|
_mycrc32:
|
.word 0xcccccccc
|
.word 0xcccccccc
|
_mysize:
|
_mysize:
|
.word 0xdddddddd
|
.word 0xdddddddd
|
|
|
.if SELF_CHECK
|
.if SELF_CHECK
|
_calc_mycrc32:
|
_calc_mycrc32:
|
l.addi r3,r0,0
|
l.addi r3,r0,0
|
l.movhi r4,hi(_calc_mycrc32)
|
l.movhi r4,hi(_calc_mycrc32)
|
l.ori r4,r4,lo(_calc_mycrc32)
|
l.ori r4,r4,lo(_calc_mycrc32)
|
l.movhi r5,hi(_mysize)
|
l.movhi r5,hi(_mysize)
|
l.ori r5,r5,lo(_mysize)
|
l.ori r5,r5,lo(_mysize)
|
l.lwz r5,0(r5)
|
l.lwz r5,0(r5)
|
l.addi r1,r1,-4
|
l.addi r1,r1,-4
|
l.sw 0(r1),r9
|
l.sw 0(r1),r9
|
|
|
/* unsigned long crc32 (unsigned long crc, const unsigned char *buf, unsigned long len); */
|
/* unsigned long crc32 (unsigned long crc, const unsigned char *buf, unsigned long len); */
|
l.jal _crc32
|
l.jal _crc32
|
l.nop
|
l.nop
|
|
|
l.movhi r3,hi(_mycrc32)
|
l.movhi r3,hi(_mycrc32)
|
l.ori r3,r3,lo(_mycrc32)
|
l.ori r3,r3,lo(_mycrc32)
|
l.lwz r3,0(r3)
|
l.lwz r3,0(r3)
|
|
|
l.xor r11,r3,r11
|
l.xor r11,r3,r11
|
l.lwz r9,0(r1)
|
l.lwz r9,0(r1)
|
l.jr r9
|
l.jr r9
|
l.addi r1,r1,4
|
l.addi r1,r1,4
|
.endif
|
.endif
|
|
|
.org 0x100
|
.org 0x100
|
.if IN_FLASH
|
.if IN_FLASH
|
.section .reset, "ax"
|
.section .reset, "ax"
|
.else
|
.else
|
.section .vectors, "ax"
|
.section .vectors, "ax"
|
.endif
|
.endif
|
|
|
_reset:
|
_reset:
|
.if IN_FLASH
|
.if IN_FLASH
|
l.movhi r3,hi(MC_BASE_ADDR)
|
l.movhi r3,hi(MC_BASE_ADDR)
|
l.ori r3,r3,MC_BA_MASK
|
l.ori r3,r3,MC_BA_MASK
|
l.addi r5,r0,0x00
|
l.addi r5,r0,0x00
|
l.sw 0(r3),r5
|
l.sw 0(r3),r5
|
.endif
|
.endif
|
l.addi r3,r0,SPR_SR_SM
|
l.addi r3,r0,SPR_SR_SM
|
l.mtspr r0,r3,SPR_SR
|
l.mtspr r0,r3,SPR_SR
|
l.movhi r3,hi(_start)
|
l.movhi r3,hi(_start)
|
l.ori r3,r3,lo(_start)
|
l.ori r3,r3,lo(_start)
|
l.jr r3
|
l.jr r3
|
l.nop
|
l.nop
|
|
|
.if IN_FLASH
|
.if IN_FLASH
|
.section .vectors, "ax"
|
.section .vectors, "ax"
|
.org 0x500
|
.org 0x500
|
.else
|
.else
|
.org (0x500 - 0x100 + _reset)
|
.org (0x500 - 0x100 + _reset)
|
.endif
|
.endif
|
|
|
l.addi r1,r1,-128
|
l.addi r1,r1,-128
|
l.sw 0x4(r1),r2
|
l.sw 0x4(r1),r2
|
l.movhi r2,hi(_tick)
|
l.movhi r2,hi(_tick)
|
l.ori r2,r2,lo(_tick)
|
l.ori r2,r2,lo(_tick)
|
l.jr r2
|
l.jr r2
|
l.nop
|
l.nop
|
|
|
.if IN_FLASH
|
.if IN_FLASH
|
.section .vectors, "ax"
|
.section .vectors, "ax"
|
.org 0x600
|
.org 0x600
|
.else
|
.else
|
.org (0x600 - 0x100 + _reset)
|
.org (0x600 - 0x100 + _reset)
|
.endif
|
.endif
|
|
|
l.addi r1,r1,-128
|
l.addi r1,r1,-128
|
l.sw 0x08(r1),r2
|
l.sw 0x08(r1),r2
|
l.movhi r2,hi(_align)
|
l.movhi r2,hi(_align)
|
l.ori r2,r2,lo(_align)
|
l.ori r2,r2,lo(_align)
|
l.jr r2
|
l.jr r2
|
l.nop
|
l.nop
|
|
|
.if IN_FLASH
|
.if IN_FLASH
|
.org 0x800
|
.org 0x800
|
.else
|
.else
|
.org (0x800 - 0x100 + _reset)
|
.org (0x800 - 0x100 + _reset)
|
.endif
|
.endif
|
|
|
l.addi r1,r1,-128
|
l.addi r1,r1,-128
|
l.sw 0x4(r1),r2
|
l.sw 0x4(r1),r2
|
l.movhi r2,hi(_int_wrapper)
|
l.movhi r2,hi(_int_wrapper)
|
l.ori r2,r2,lo(_int_wrapper)
|
l.ori r2,r2,lo(_int_wrapper)
|
l.jr r2
|
l.jr r2
|
l.nop
|
l.nop
|
|
|
.section .text
|
.section .text
|
_start:
|
_start:
|
.if IN_FLASH
|
.if IN_FLASH
|
l.jal _init_mc
|
l.jal _init_mc
|
l.nop
|
l.nop
|
|
|
/* Wait for SDRAM */
|
/* Wait for SDRAM */
|
l.addi r3,r0,0x1000
|
l.addi r3,r0,0x1000
|
1: l.sfeqi r3,0
|
1: l.sfeqi r3,0
|
l.bnf 1b
|
l.bnf 1b
|
l.addi r3,r3,-1
|
l.addi r3,r3,-1
|
.endif
|
.endif
|
/* Copy form flash to sram */
|
/* Copy form flash to sram */
|
.if IN_FLASH
|
.if IN_FLASH
|
l.movhi r3,hi(_src_beg)
|
l.movhi r3,hi(_src_beg)
|
l.ori r3,r3,lo(_src_beg)
|
l.ori r3,r3,lo(_src_beg)
|
l.movhi r4,hi(_vec_start)
|
l.movhi r4,hi(_vec_start)
|
l.ori r4,r4,lo(_vec_start)
|
l.ori r4,r4,lo(_vec_start)
|
l.movhi r5,hi(_vec_end)
|
l.movhi r5,hi(_vec_end)
|
l.ori r5,r5,lo(_vec_end)
|
l.ori r5,r5,lo(_vec_end)
|
l.sub r5,r5,r4
|
l.sub r5,r5,r4
|
l.sfeqi r5,0
|
l.sfeqi r5,0
|
l.bf 2f
|
l.bf 2f
|
l.nop
|
l.nop
|
1: l.lwz r6,0(r3)
|
1: l.lwz r6,0(r3)
|
l.sw 0(r4),r6
|
l.sw 0(r4),r6
|
l.addi r3,r3,4
|
l.addi r3,r3,4
|
l.addi r4,r4,4
|
l.addi r4,r4,4
|
l.addi r5,r5,-4
|
l.addi r5,r5,-4
|
l.sfgtsi r5,0
|
l.sfgtsi r5,0
|
l.bf 1b
|
l.bf 1b
|
l.nop
|
l.nop
|
2:
|
2:
|
l.movhi r4,hi(_dst_beg)
|
l.movhi r4,hi(_dst_beg)
|
l.ori r4,r4,lo(_dst_beg)
|
l.ori r4,r4,lo(_dst_beg)
|
l.movhi r5,hi(_dst_end)
|
l.movhi r5,hi(_dst_end)
|
l.ori r5,r5,lo(_dst_end)
|
l.ori r5,r5,lo(_dst_end)
|
1: l.sfgeu r4,r5
|
1: l.sfgeu r4,r5
|
l.bf 1f
|
l.bf 1f
|
l.nop
|
l.nop
|
l.lwz r8,0(r3)
|
l.lwz r8,0(r3)
|
l.sw 0(r4),r8
|
l.sw 0(r4),r8
|
l.addi r3,r3,4
|
l.addi r3,r3,4
|
l.bnf 1b
|
l.bnf 1b
|
l.addi r4,r4,4
|
l.addi r4,r4,4
|
1:
|
1:
|
l.addi r3,r0,0
|
l.addi r3,r0,0
|
l.addi r4,r0,0
|
l.addi r4,r0,0
|
3:
|
3:
|
.endif
|
.endif
|
|
|
.if IC_ENABLE
|
.if IC_ENABLE
|
l.jal _ic_enable
|
l.jal _ic_enable
|
l.nop
|
l.nop
|
.endif
|
.endif
|
|
|
.if DC_ENABLE
|
.if DC_ENABLE
|
l.jal _dc_enable
|
l.jal _dc_enable
|
l.nop
|
l.nop
|
.endif
|
.endif
|
|
|
l.movhi r1,hi(_stack-4)
|
l.movhi r1,hi(_stack-4)
|
l.ori r1,r1,lo(_stack-4)
|
l.ori r1,r1,lo(_stack-4)
|
l.addi r2,r0,-3
|
l.addi r2,r0,-3
|
l.and r1,r1,r2
|
l.and r1,r1,r2
|
|
|
l.movhi r2,hi(_main)
|
l.movhi r2,hi(_main)
|
l.ori r2,r2,lo(_main)
|
l.ori r2,r2,lo(_main)
|
l.jr r2
|
l.jr r2
|
l.addi r2,r0,0
|
l.addi r2,r0,0
|
|
|
_ic_enable:
|
_ic_enable:
|
|
|
/* Flush IC */
|
/* Flush IC */
|
l.addi r10,r0,0
|
l.addi r10,r0,0
|
l.addi r11,r0,IC_SIZE
|
l.addi r11,r0,IC_SIZE
|
1:
|
1:
|
l.mtspr r0,r10,SPR_ICBIR
|
l.mtspr r0,r10,SPR_ICBIR
|
l.sfne r10,r11
|
l.sfne r10,r11
|
l.bf 1b
|
l.bf 1b
|
l.addi r10,r10,16
|
l.addi r10,r10,16
|
|
|
/* Enable IC */
|
/* Enable IC */
|
l.mfspr r10,r0,SPR_SR
|
l.mfspr r10,r0,SPR_SR
|
l.ori r10,r10,(SPR_SR_ICE|SPR_SR_SM)
|
l.ori r10,r10,(SPR_SR_ICE|SPR_SR_SM)
|
l.mtspr r0,r10,SPR_SR
|
l.mtspr r0,r10,SPR_SR
|
l.nop
|
l.nop
|
l.nop
|
l.nop
|
l.nop
|
l.nop
|
l.nop
|
l.nop
|
l.nop
|
l.nop
|
|
|
l.jr r9
|
l.jr r9
|
l.nop
|
l.nop
|
|
|
_dc_enable:
|
_dc_enable:
|
|
|
/* Flush DC */
|
/* Flush DC */
|
l.addi r10,r0,0
|
l.addi r10,r0,0
|
l.addi r11,r0,DC_SIZE
|
l.addi r11,r0,DC_SIZE
|
1:
|
1:
|
l.mtspr r0,r10,SPR_DCBIR
|
l.mtspr r0,r10,SPR_DCBIR
|
l.sfne r10,r11
|
l.sfne r10,r11
|
l.bf 1b
|
l.bf 1b
|
l.addi r10,r10,16
|
l.addi r10,r10,16
|
|
|
/* Enable DC */
|
/* Enable DC */
|
l.mfspr r10,r0,SPR_SR
|
l.mfspr r10,r0,SPR_SR
|
l.ori r10,r10,(SPR_SR_DCE|SPR_SR_SM)
|
l.ori r10,r10,(SPR_SR_DCE|SPR_SR_SM)
|
l.mtspr r0,r10,SPR_SR
|
l.mtspr r0,r10,SPR_SR
|
|
|
l.jr r9
|
l.jr r9
|
l.nop
|
l.nop
|
|
|
.if IN_FLASH
|
.if IN_FLASH
|
#if CONFIG_OR32_MC_VERSION==1
|
#if CONFIG_OR32_MC_VERSION==1
|
_init_mc:
|
_init_mc:
|
|
|
l.movhi r3,hi(MC_BASE_ADDR)
|
l.movhi r3,hi(MC_BASE_ADDR)
|
l.ori r3,r3,lo(MC_BASE_ADDR)
|
l.ori r3,r3,lo(MC_BASE_ADDR)
|
|
|
l.addi r4,r3,MC_CSC(0)
|
l.addi r4,r3,MC_CSC(0)
|
l.movhi r5,hi(FLASH_BASE_ADDR)
|
l.movhi r5,hi(FLASH_BASE_ADDR)
|
l.srai r5,r5,6
|
l.srai r5,r5,6
|
l.ori r5,r5,0x0025
|
l.ori r5,r5,0x0025
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_TMS(0)
|
l.addi r4,r3,MC_TMS(0)
|
l.movhi r5,hi(FLASH_TMS_VAL)
|
l.movhi r5,hi(FLASH_TMS_VAL)
|
l.ori r5,r5,lo(FLASH_TMS_VAL)
|
l.ori r5,r5,lo(FLASH_TMS_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_BA_MASK
|
l.addi r4,r3,MC_BA_MASK
|
l.addi r5,r0,MC_MASK_VAL
|
l.addi r5,r0,MC_MASK_VAL
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_CSR
|
l.addi r4,r3,MC_CSR
|
l.movhi r5,hi(MC_CSR_VAL)
|
l.movhi r5,hi(MC_CSR_VAL)
|
l.ori r5,r5,lo(MC_CSR_VAL)
|
l.ori r5,r5,lo(MC_CSR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_TMS(1)
|
l.addi r4,r3,MC_TMS(1)
|
l.movhi r5,hi(SDRAM_TMS_VAL)
|
l.movhi r5,hi(SDRAM_TMS_VAL)
|
l.ori r5,r5,lo(SDRAM_TMS_VAL)
|
l.ori r5,r5,lo(SDRAM_TMS_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_CSC(1)
|
l.addi r4,r3,MC_CSC(1)
|
l.movhi r5,hi(SDRAM_BASE_ADDR)
|
l.movhi r5,hi(SDRAM_BASE_ADDR)
|
l.srai r5,r5,6
|
l.srai r5,r5,6
|
l.ori r5,r5,0x0411
|
l.ori r5,r5,0x0411
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
#ifdef ETH_DATA_BASE
|
#ifdef ETH_DATA_BASE
|
l.addi r4,r3,MC_CSC(2)
|
l.addi r4,r3,MC_CSC(2)
|
l.movhi r5,hi(ETH_DATA_BASE)
|
l.movhi r5,hi(ETH_DATA_BASE)
|
l.srai r5,r5,6
|
l.srai r5,r5,6
|
l.ori r5,r5,0x0005
|
l.ori r5,r5,0x0005
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_TMS(2)
|
l.addi r4,r3,MC_TMS(2)
|
l.movhi r5,0xffff
|
l.movhi r5,0xffff
|
l.ori r5,r5,0xffff
|
l.ori r5,r5,0xffff
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
#endif
|
#endif
|
#ifdef SANCHO_BASE_ADD
|
#ifdef SANCHO_BASE_ADD
|
l.addi r4,r3,MC_CSC(2)
|
l.addi r4,r3,MC_CSC(2)
|
l.movhi r5,hi(SANCHO_BASE_ADD)
|
l.movhi r5,hi(SANCHO_BASE_ADD)
|
l.srai r5,r5,6
|
l.srai r5,r5,6
|
l.ori r5,r5,0x0001
|
l.ori r5,r5,0x0001
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_TMS(2)
|
l.addi r4,r3,MC_TMS(2)
|
l.movhi r5,0x101
|
l.movhi r5,0x101
|
l.ori r5,r5,0x101
|
l.ori r5,r5,0x101
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
#endif
|
#endif
|
|
|
l.jr r9
|
l.jr r9
|
l.nop
|
l.nop
|
#elif CONFIG_OR32_MC_VERSION==2
|
#elif CONFIG_OR32_MC_VERSION==2
|
_init_mc:
|
_init_mc:
|
|
|
l.movhi r3,hi(MC_BASE_ADDR)
|
l.movhi r3,hi(MC_BASE_ADDR)
|
l.ori r3,r3,lo(MC_BASE_ADDR)
|
l.ori r3,r3,lo(MC_BASE_ADDR)
|
|
|
l.addi r4,r3,MC_BAR_0
|
l.addi r4,r3,MC_BAR_0
|
l.movhi r5,hi(FLASH_BAR_VAL)
|
l.movhi r5,hi(FLASH_BAR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_AMR_0
|
l.addi r4,r3,MC_AMR_0
|
l.movhi r5,hi(FLASH_AMR_VAL)
|
l.movhi r5,hi(FLASH_AMR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_WTR_0
|
l.addi r4,r3,MC_WTR_0
|
l.movhi r5,hi(FLASH_WTR_VAL)
|
l.movhi r5,hi(FLASH_WTR_VAL)
|
l.ori r5,r5,lo(FLASH_WTR_VAL)
|
l.ori r5,r5,lo(FLASH_WTR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_RTR_0
|
l.addi r4,r3,MC_RTR_0
|
l.movhi r5,hi(FLASH_RTR_VAL)
|
l.movhi r5,hi(FLASH_RTR_VAL)
|
l.ori r5,r5,lo(FLASH_RTR_VAL)
|
l.ori r5,r5,lo(FLASH_RTR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_OSR
|
l.addi r4,r3,MC_OSR
|
l.movhi r5,hi(0x40000000)
|
l.movhi r5,hi(0x40000000)
|
l.ori r5,r5,lo(0x40000000)
|
l.ori r5,r5,lo(0x40000000)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_BAR_4
|
l.addi r4,r3,MC_BAR_4
|
l.movhi r5,hi(SDRAM_BAR_VAL)
|
l.movhi r5,hi(SDRAM_BAR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_AMR_4
|
l.addi r4,r3,MC_AMR_4
|
l.movhi r5,hi(SDRAM_AMR_VAL)
|
l.movhi r5,hi(SDRAM_AMR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_CCR_4
|
l.addi r4,r3,MC_CCR_4
|
l.movhi r5,hi(0x00ef0004)
|
l.movhi r5,hi(0x00ef0004)
|
l.ori r5,r5,lo(0x00ef0004)
|
l.ori r5,r5,lo(0x00ef0004)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_RATR
|
l.addi r4,r3,MC_RATR
|
l.movhi r5,hi(SDRAM_RATR_VAL)
|
l.movhi r5,hi(SDRAM_RATR_VAL)
|
l.ori r5,r5,lo(SDRAM_RATR_VAL)
|
l.ori r5,r5,lo(SDRAM_RATR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_RCDR
|
l.addi r4,r3,MC_RCDR
|
l.movhi r5,hi(SDRAM_RCDR_VAL)
|
l.movhi r5,hi(SDRAM_RCDR_VAL)
|
l.ori r5,r5,lo(SDRAM_RCDR_VAL)
|
l.ori r5,r5,lo(SDRAM_RCDR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_RCTR
|
l.addi r4,r3,MC_RCTR
|
l.movhi r5,hi(SDRAM_RCTR_VAL)
|
l.movhi r5,hi(SDRAM_RCTR_VAL)
|
l.ori r5,r5,lo(SDRAM_RCTR_VAL)
|
l.ori r5,r5,lo(SDRAM_RCTR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_REFCTR
|
l.addi r4,r3,MC_REFCTR
|
l.movhi r5,hi(SDRAM_REFCTR_VAL)
|
l.movhi r5,hi(SDRAM_REFCTR_VAL)
|
l.ori r5,r5,lo(SDRAM_REFCTR_VAL)
|
l.ori r5,r5,lo(SDRAM_REFCTR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_PTR
|
l.addi r4,r3,MC_PTR
|
l.movhi r5,hi(SDRAM_PTR_VAL)
|
l.movhi r5,hi(SDRAM_PTR_VAL)
|
l.ori r5,r5,lo(SDRAM_PTR_VAL)
|
l.ori r5,r5,lo(SDRAM_PTR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_RRDR
|
l.addi r4,r3,MC_RRDR
|
l.movhi r5,hi(SDRAM_RRDR_VAL)
|
l.movhi r5,hi(SDRAM_RRDR_VAL)
|
l.ori r5,r5,lo(SDRAM_RRDR_VAL)
|
l.ori r5,r5,lo(SDRAM_RRDR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_RIR
|
l.addi r4,r3,MC_RIR
|
l.movhi r5,hi(SDRAM_RIR_VAL)
|
l.movhi r5,hi(SDRAM_RIR_VAL)
|
l.ori r5,r5,lo(SDRAM_RIR_VAL)
|
l.ori r5,r5,lo(SDRAM_RIR_VAL)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_OSR
|
l.addi r4,r3,MC_OSR
|
l.movhi r5,hi(0x5e000000)
|
l.movhi r5,hi(0x5e000000)
|
l.ori r5,r5,lo(0x5e000000)
|
l.ori r5,r5,lo(0x5e000000)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_ORR
|
l.addi r4,r3,MC_ORR
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_OSR
|
l.addi r4,r3,MC_OSR
|
l.movhi r5,hi(0x6e000000)
|
l.movhi r5,hi(0x6e000000)
|
l.ori r5,r5,lo(0x6e000000)
|
l.ori r5,r5,lo(0x6e000000)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_ORR
|
l.addi r4,r3,MC_ORR
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_OSR
|
l.addi r4,r3,MC_OSR
|
l.movhi r5,hi(0x7e000023)
|
l.movhi r5,hi(0x7e000023)
|
l.ori r5,r5,lo(0x7e000023)
|
l.ori r5,r5,lo(0x7e000023)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
l.addi r4,r3,MC_ORR
|
l.addi r4,r3,MC_ORR
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
#ifdef FLASH_ORG_16_1
|
#ifdef FLASH_ORG_16_1
|
l.addi r4,r3,MC_CCR_4
|
l.addi r4,r3,MC_CCR_4
|
l.movhi r5,hi(0xc0ae0004)
|
l.movhi r5,hi(0xc0ae0004)
|
l.ori r5,r5,lo(0xc0ae0004)
|
l.ori r5,r5,lo(0xc0ae0004)
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
#else
|
#else
|
# error "no configuration for this data bus width"
|
# error "no configuration for this data bus width"
|
#endif
|
#endif
|
l.jr r9
|
l.jr r9
|
l.nop
|
l.nop
|
#else
|
#else
|
# error "no memory controler chosen"
|
# error "no memory controler chosen"
|
#endif
|
#endif
|
|
|
.endif
|
.endif
|
|
|
_tick:
|
_tick:
|
l.sw 0x8(r1),r4
|
l.sw 0x8(r1),r4
|
l.sw 0xc(r1),r5
|
l.sw 0xc(r1),r5
|
l.sw 0x10(r1),r6
|
l.sw 0x10(r1),r6
|
l.sw 0x14(r1),r7
|
l.sw 0x14(r1),r7
|
l.sw 0x18(r1),r8
|
l.sw 0x18(r1),r8
|
l.sw 0x1c(r1),r9
|
l.sw 0x1c(r1),r9
|
l.sw 0x20(r1),r10
|
l.sw 0x20(r1),r10
|
l.sw 0x24(r1),r11
|
l.sw 0x24(r1),r11
|
l.sw 0x28(r1),r12
|
l.sw 0x28(r1),r12
|
l.sw 0x2c(r1),r13
|
l.sw 0x2c(r1),r13
|
l.sw 0x30(r1),r14
|
l.sw 0x30(r1),r14
|
l.sw 0x34(r1),r15
|
l.sw 0x34(r1),r15
|
l.sw 0x38(r1),r16
|
l.sw 0x38(r1),r16
|
l.sw 0x3c(r1),r17
|
l.sw 0x3c(r1),r17
|
l.sw 0x40(r1),r18
|
l.sw 0x40(r1),r18
|
l.sw 0x44(r1),r19
|
l.sw 0x44(r1),r19
|
l.sw 0x48(r1),r20
|
l.sw 0x48(r1),r20
|
l.sw 0x4c(r1),r21
|
l.sw 0x4c(r1),r21
|
l.sw 0x50(r1),r22
|
l.sw 0x50(r1),r22
|
l.sw 0x54(r1),r23
|
l.sw 0x54(r1),r23
|
l.sw 0x58(r1),r24
|
l.sw 0x58(r1),r24
|
l.sw 0x5c(r1),r25
|
l.sw 0x5c(r1),r25
|
l.sw 0x60(r1),r26
|
l.sw 0x60(r1),r26
|
l.sw 0x64(r1),r27
|
l.sw 0x64(r1),r27
|
l.sw 0x68(r1),r28
|
l.sw 0x68(r1),r28
|
l.sw 0x6c(r1),r29
|
l.sw 0x6c(r1),r29
|
l.sw 0x70(r1),r30
|
l.sw 0x70(r1),r30
|
l.sw 0x74(r1),r31
|
l.sw 0x74(r1),r31
|
l.sw 0x78(r1),r3
|
l.sw 0x78(r1),r3
|
|
|
l.movhi r3,hi(_tick_interrupt)
|
l.movhi r3,hi(_tick_interrupt)
|
l.ori r3,r3,lo(_tick_interrupt)
|
l.ori r3,r3,lo(_tick_interrupt)
|
l.jalr r3
|
l.jalr r3
|
l.nop
|
l.nop
|
|
|
l.lwz r2,0x4(r1)
|
l.lwz r2,0x4(r1)
|
l.lwz r4,0x8(r1)
|
l.lwz r4,0x8(r1)
|
l.lwz r5,0xc(r1)
|
l.lwz r5,0xc(r1)
|
l.lwz r6,0x10(r1)
|
l.lwz r6,0x10(r1)
|
l.lwz r7,0x14(r1)
|
l.lwz r7,0x14(r1)
|
l.lwz r8,0x18(r1)
|
l.lwz r8,0x18(r1)
|
l.lwz r9,0x1c(r1)
|
l.lwz r9,0x1c(r1)
|
l.lwz r10,0x20(r1)
|
l.lwz r10,0x20(r1)
|
l.lwz r11,0x24(r1)
|
l.lwz r11,0x24(r1)
|
l.lwz r12,0x28(r1)
|
l.lwz r12,0x28(r1)
|
l.lwz r13,0x2c(r1)
|
l.lwz r13,0x2c(r1)
|
l.lwz r14,0x30(r1)
|
l.lwz r14,0x30(r1)
|
l.lwz r15,0x34(r1)
|
l.lwz r15,0x34(r1)
|
l.lwz r16,0x38(r1)
|
l.lwz r16,0x38(r1)
|
l.lwz r17,0x3c(r1)
|
l.lwz r17,0x3c(r1)
|
l.lwz r18,0x40(r1)
|
l.lwz r18,0x40(r1)
|
l.lwz r19,0x44(r1)
|
l.lwz r19,0x44(r1)
|
l.lwz r20,0x48(r1)
|
l.lwz r20,0x48(r1)
|
l.lwz r21,0x4c(r1)
|
l.lwz r21,0x4c(r1)
|
l.lwz r22,0x50(r1)
|
l.lwz r22,0x50(r1)
|
l.lwz r23,0x54(r1)
|
l.lwz r23,0x54(r1)
|
l.lwz r24,0x58(r1)
|
l.lwz r24,0x58(r1)
|
l.lwz r25,0x5c(r1)
|
l.lwz r25,0x5c(r1)
|
l.lwz r26,0x60(r1)
|
l.lwz r26,0x60(r1)
|
l.lwz r27,0x64(r1)
|
l.lwz r27,0x64(r1)
|
l.lwz r28,0x68(r1)
|
l.lwz r28,0x68(r1)
|
l.lwz r29,0x6c(r1)
|
l.lwz r29,0x6c(r1)
|
l.lwz r30,0x70(r1)
|
l.lwz r30,0x70(r1)
|
l.mfspr r31,r0,0x40
|
l.mfspr r31,r0,0x40
|
l.lwz r31,0x74(r1)
|
l.lwz r31,0x74(r1)
|
l.lwz r3,0x78(r1)
|
l.lwz r3,0x78(r1)
|
|
|
l.addi r1,r1,128
|
l.addi r1,r1,128
|
l.rfe
|
l.rfe
|
l.nop
|
l.nop
|
|
|
_int_wrapper:
|
_int_wrapper:
|
l.sw 0x8(r1),r4
|
l.sw 0x8(r1),r4
|
l.sw 0xc(r1),r5
|
l.sw 0xc(r1),r5
|
l.sw 0x10(r1),r6
|
l.sw 0x10(r1),r6
|
l.sw 0x14(r1),r7
|
l.sw 0x14(r1),r7
|
l.sw 0x18(r1),r8
|
l.sw 0x18(r1),r8
|
l.sw 0x1c(r1),r9
|
l.sw 0x1c(r1),r9
|
l.sw 0x20(r1),r10
|
l.sw 0x20(r1),r10
|
l.sw 0x24(r1),r11
|
l.sw 0x24(r1),r11
|
l.sw 0x28(r1),r12
|
l.sw 0x28(r1),r12
|
l.sw 0x2c(r1),r13
|
l.sw 0x2c(r1),r13
|
l.sw 0x30(r1),r14
|
l.sw 0x30(r1),r14
|
l.sw 0x34(r1),r15
|
l.sw 0x34(r1),r15
|
l.sw 0x38(r1),r16
|
l.sw 0x38(r1),r16
|
l.sw 0x3c(r1),r17
|
l.sw 0x3c(r1),r17
|
l.sw 0x40(r1),r18
|
l.sw 0x40(r1),r18
|
l.sw 0x44(r1),r19
|
l.sw 0x44(r1),r19
|
l.sw 0x48(r1),r20
|
l.sw 0x48(r1),r20
|
l.sw 0x4c(r1),r21
|
l.sw 0x4c(r1),r21
|
l.sw 0x50(r1),r22
|
l.sw 0x50(r1),r22
|
l.sw 0x54(r1),r23
|
l.sw 0x54(r1),r23
|
l.sw 0x58(r1),r24
|
l.sw 0x58(r1),r24
|
l.sw 0x5c(r1),r25
|
l.sw 0x5c(r1),r25
|
l.sw 0x60(r1),r26
|
l.sw 0x60(r1),r26
|
l.sw 0x64(r1),r27
|
l.sw 0x64(r1),r27
|
l.sw 0x68(r1),r28
|
l.sw 0x68(r1),r28
|
l.sw 0x6c(r1),r29
|
l.sw 0x6c(r1),r29
|
l.sw 0x70(r1),r30
|
l.sw 0x70(r1),r30
|
l.sw 0x74(r1),r31
|
l.sw 0x74(r1),r31
|
l.sw 0x78(r1),r3
|
l.sw 0x78(r1),r3
|
|
|
l.movhi r3,hi(_int_main)
|
l.movhi r3,hi(_int_main)
|
l.ori r3,r3,lo(_int_main)
|
l.ori r3,r3,lo(_int_main)
|
l.jalr r3
|
l.jalr r3
|
l.nop
|
l.nop
|
|
|
l.lwz r2,0x4(r1)
|
l.lwz r2,0x4(r1)
|
l.lwz r4,0x8(r1)
|
l.lwz r4,0x8(r1)
|
l.lwz r5,0xc(r1)
|
l.lwz r5,0xc(r1)
|
l.lwz r6,0x10(r1)
|
l.lwz r6,0x10(r1)
|
l.lwz r7,0x14(r1)
|
l.lwz r7,0x14(r1)
|
l.lwz r8,0x18(r1)
|
l.lwz r8,0x18(r1)
|
l.lwz r9,0x1c(r1)
|
l.lwz r9,0x1c(r1)
|
l.lwz r10,0x20(r1)
|
l.lwz r10,0x20(r1)
|
l.lwz r11,0x24(r1)
|
l.lwz r11,0x24(r1)
|
l.lwz r12,0x28(r1)
|
l.lwz r12,0x28(r1)
|
l.lwz r13,0x2c(r1)
|
l.lwz r13,0x2c(r1)
|
l.lwz r14,0x30(r1)
|
l.lwz r14,0x30(r1)
|
l.lwz r15,0x34(r1)
|
l.lwz r15,0x34(r1)
|
l.lwz r16,0x38(r1)
|
l.lwz r16,0x38(r1)
|
l.lwz r17,0x3c(r1)
|
l.lwz r17,0x3c(r1)
|
l.lwz r18,0x40(r1)
|
l.lwz r18,0x40(r1)
|
l.lwz r19,0x44(r1)
|
l.lwz r19,0x44(r1)
|
l.lwz r20,0x48(r1)
|
l.lwz r20,0x48(r1)
|
l.lwz r21,0x4c(r1)
|
l.lwz r21,0x4c(r1)
|
l.lwz r22,0x50(r1)
|
l.lwz r22,0x50(r1)
|
l.lwz r23,0x54(r1)
|
l.lwz r23,0x54(r1)
|
l.lwz r24,0x58(r1)
|
l.lwz r24,0x58(r1)
|
l.lwz r25,0x5c(r1)
|
l.lwz r25,0x5c(r1)
|
l.lwz r26,0x60(r1)
|
l.lwz r26,0x60(r1)
|
l.lwz r27,0x64(r1)
|
l.lwz r27,0x64(r1)
|
l.lwz r28,0x68(r1)
|
l.lwz r28,0x68(r1)
|
l.lwz r29,0x6c(r1)
|
l.lwz r29,0x6c(r1)
|
l.lwz r30,0x70(r1)
|
l.lwz r30,0x70(r1)
|
l.lwz r31,0x74(r1)
|
l.lwz r31,0x74(r1)
|
l.lwz r3,0x78(r1)
|
l.lwz r3,0x78(r1)
|
|
|
l.mtspr r0,r0,SPR_PICSR
|
l.mtspr r0,r0,SPR_PICSR
|
|
|
l.addi r1,r1,128
|
l.addi r1,r1,128
|
l.rfe
|
l.rfe
|
l.nop
|
l.nop
|
|
|
_align:
|
_align:
|
l.sw 0x0c(r1),r3
|
l.sw 0x0c(r1),r3
|
l.sw 0x10(r1),r4
|
l.sw 0x10(r1),r4
|
l.sw 0x14(r1),r5
|
l.sw 0x14(r1),r5
|
l.sw 0x18(r1),r6
|
l.sw 0x18(r1),r6
|
l.sw 0x1c(r1),r7
|
l.sw 0x1c(r1),r7
|
l.sw 0x20(r1),r8
|
l.sw 0x20(r1),r8
|
l.sw 0x24(r1),r9
|
l.sw 0x24(r1),r9
|
l.sw 0x28(r1),r10
|
l.sw 0x28(r1),r10
|
l.sw 0x2c(r1),r11
|
l.sw 0x2c(r1),r11
|
l.sw 0x30(r1),r12
|
l.sw 0x30(r1),r12
|
l.sw 0x34(r1),r13
|
l.sw 0x34(r1),r13
|
l.sw 0x38(r1),r14
|
l.sw 0x38(r1),r14
|
l.sw 0x3c(r1),r15
|
l.sw 0x3c(r1),r15
|
l.sw 0x40(r1),r16
|
l.sw 0x40(r1),r16
|
l.sw 0x44(r1),r17
|
l.sw 0x44(r1),r17
|
l.sw 0x48(r1),r18
|
l.sw 0x48(r1),r18
|
l.sw 0x4c(r1),r19
|
l.sw 0x4c(r1),r19
|
l.sw 0x50(r1),r20
|
l.sw 0x50(r1),r20
|
l.sw 0x54(r1),r21
|
l.sw 0x54(r1),r21
|
l.sw 0x58(r1),r22
|
l.sw 0x58(r1),r22
|
l.sw 0x5c(r1),r23
|
l.sw 0x5c(r1),r23
|
l.sw 0x60(r1),r24
|
l.sw 0x60(r1),r24
|
l.sw 0x64(r1),r25
|
l.sw 0x64(r1),r25
|
l.sw 0x68(r1),r26
|
l.sw 0x68(r1),r26
|
l.sw 0x6c(r1),r27
|
l.sw 0x6c(r1),r27
|
l.sw 0x70(r1),r28
|
l.sw 0x70(r1),r28
|
l.sw 0x74(r1),r29
|
l.sw 0x74(r1),r29
|
l.sw 0x78(r1),r30
|
l.sw 0x78(r1),r30
|
l.sw 0x7c(r1),r31
|
l.sw 0x7c(r1),r31
|
|
|
l.mfspr r2,r0,SPR_EEAR_BASE /* Load the efective addres */
|
l.mfspr r2,r0,SPR_EEAR_BASE /* Load the efective addres */
|
l.mfspr r5,r0,SPR_EPCR_BASE /* Load the insn address */
|
l.mfspr r5,r0,SPR_EPCR_BASE /* Load the insn address */
|
|
|
l.lwz r3,0(r5) /* Load insn */
|
l.lwz r3,0(r5) /* Load insn */
|
l.srli r4,r3,26 /* Shift left to get the insn opcode */
|
l.srli r4,r3,26 /* Shift left to get the insn opcode */
|
|
|
l.sfeqi r4,0x00 /* Check if the load/store insn is in delay slot */
|
l.sfeqi r4,0x00 /* Check if the load/store insn is in delay slot */
|
l.bf jmp
|
l.bf jmp
|
l.sfeqi r4,0x01
|
l.sfeqi r4,0x01
|
l.bf jmp
|
l.bf jmp
|
l.sfeqi r4,0x03
|
l.sfeqi r4,0x03
|
l.bf jmp
|
l.bf jmp
|
l.sfeqi r4,0x04
|
l.sfeqi r4,0x04
|
l.bf jmp
|
l.bf jmp
|
l.sfeqi r4,0x11
|
l.sfeqi r4,0x11
|
l.bf jr
|
l.bf jr
|
l.sfeqi r4,0x12
|
l.sfeqi r4,0x12
|
l.bf jr
|
l.bf jr
|
l.nop
|
l.nop
|
l.j 1f
|
l.j 1f
|
l.addi r5,r5,4 /* Increment PC to get return insn address */
|
l.addi r5,r5,4 /* Increment PC to get return insn address */
|
|
|
jmp:
|
jmp:
|
l.slli r4,r3,6 /* Get the signed extended jump length */
|
l.slli r4,r3,6 /* Get the signed extended jump length */
|
l.srai r4,r4,4
|
l.srai r4,r4,4
|
|
|
l.lwz r3,4(r5) /* Load the real load/store insn */
|
l.lwz r3,4(r5) /* Load the real load/store insn */
|
|
|
l.add r5,r5,r4 /* Calculate jump target address */
|
l.add r5,r5,r4 /* Calculate jump target address */
|
|
|
l.j 1f
|
l.j 1f
|
l.srli r4,r3,26 /* Shift left to get the insn opcode */
|
l.srli r4,r3,26 /* Shift left to get the insn opcode */
|
|
|
jr:
|
jr:
|
l.slli r4,r3,9 /* Shift to get the reg nb */
|
l.slli r4,r3,9 /* Shift to get the reg nb */
|
l.andi r4,r4,0x7c
|
l.andi r4,r4,0x7c
|
|
|
l.lwz r3,4(r5) /* Load the real load/store insn */
|
l.lwz r3,4(r5) /* Load the real load/store insn */
|
|
|
l.add r4,r4,r1 /* Load the jump register value from the stack */
|
l.add r4,r4,r1 /* Load the jump register value from the stack */
|
l.lwz r5,0(r4)
|
l.lwz r5,0(r4)
|
|
|
l.srli r4,r3,26 /* Shift left to get the insn opcode */
|
l.srli r4,r3,26 /* Shift left to get the insn opcode */
|
|
|
|
|
1: l.mtspr r0,r5,SPR_EPCR_BASE
|
1: l.mtspr r0,r5,SPR_EPCR_BASE
|
|
|
l.sfeqi r4,0x26
|
l.sfeqi r4,0x26
|
l.bf lhs
|
l.bf lhs
|
l.sfeqi r4,0x25
|
l.sfeqi r4,0x25
|
l.bf lhz
|
l.bf lhz
|
l.sfeqi r4,0x22
|
l.sfeqi r4,0x22
|
l.bf lws
|
l.bf lws
|
l.sfeqi r4,0x21
|
l.sfeqi r4,0x21
|
l.bf lwz
|
l.bf lwz
|
l.sfeqi r4,0x37
|
l.sfeqi r4,0x37
|
l.bf sh
|
l.bf sh
|
l.sfeqi r4,0x35
|
l.sfeqi r4,0x35
|
l.bf sw
|
l.bf sw
|
l.nop
|
l.nop
|
|
|
1: l.j 1b /* I don't know what to do */
|
1: l.j 1b /* I don't know what to do */
|
l.nop
|
l.nop
|
|
|
lhs: l.lbs r5,0(r2)
|
lhs: l.lbs r5,0(r2)
|
l.slli r5,r5,8
|
l.slli r5,r5,8
|
l.lbz r6,1(r2)
|
l.lbz r6,1(r2)
|
l.or r5,r5,r6
|
l.or r5,r5,r6
|
l.srli r4,r3,19
|
l.srli r4,r3,19
|
l.andi r4,r4,0x7c
|
l.andi r4,r4,0x7c
|
l.add r4,r4,r1
|
l.add r4,r4,r1
|
l.j align_end
|
l.j align_end
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
lhz: l.lbz r5,0(r2)
|
lhz: l.lbz r5,0(r2)
|
l.slli r5,r5,8
|
l.slli r5,r5,8
|
l.lbz r6,1(r2)
|
l.lbz r6,1(r2)
|
l.or r5,r5,r6
|
l.or r5,r5,r6
|
l.srli r4,r3,19
|
l.srli r4,r3,19
|
l.andi r4,r4,0x7c
|
l.andi r4,r4,0x7c
|
l.add r4,r4,r1
|
l.add r4,r4,r1
|
l.j align_end
|
l.j align_end
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
lws: l.lbs r5,0(r2)
|
lws: l.lbs r5,0(r2)
|
l.slli r5,r5,24
|
l.slli r5,r5,24
|
l.lbz r6,1(r2)
|
l.lbz r6,1(r2)
|
l.slli r6,r6,16
|
l.slli r6,r6,16
|
l.or r5,r5,r6
|
l.or r5,r5,r6
|
l.lbz r6,2(r2)
|
l.lbz r6,2(r2)
|
l.slli r6,r6,8
|
l.slli r6,r6,8
|
l.or r5,r5,r6
|
l.or r5,r5,r6
|
l.lbz r6,3(r2)
|
l.lbz r6,3(r2)
|
l.or r5,r5,r6
|
l.or r5,r5,r6
|
l.srli r4,r3,19
|
l.srli r4,r3,19
|
l.andi r4,r4,0x7c
|
l.andi r4,r4,0x7c
|
l.add r4,r4,r1
|
l.add r4,r4,r1
|
l.j align_end
|
l.j align_end
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
lwz: l.lbz r5,0(r2)
|
lwz: l.lbz r5,0(r2)
|
l.slli r5,r5,24
|
l.slli r5,r5,24
|
l.lbz r6,1(r2)
|
l.lbz r6,1(r2)
|
l.slli r6,r6,16
|
l.slli r6,r6,16
|
l.or r5,r5,r6
|
l.or r5,r5,r6
|
l.lbz r6,2(r2)
|
l.lbz r6,2(r2)
|
l.slli r6,r6,8
|
l.slli r6,r6,8
|
l.or r5,r5,r6
|
l.or r5,r5,r6
|
l.lbz r6,3(r2)
|
l.lbz r6,3(r2)
|
l.or r5,r5,r6
|
l.or r5,r5,r6
|
l.srli r4,r3,19
|
l.srli r4,r3,19
|
l.andi r4,r4,0x7c
|
l.andi r4,r4,0x7c
|
l.add r4,r4,r1
|
l.add r4,r4,r1
|
l.j align_end
|
l.j align_end
|
l.sw 0(r4),r5
|
l.sw 0(r4),r5
|
|
|
sh:
|
sh:
|
l.srli r4,r3,9
|
l.srli r4,r3,9
|
l.andi r4,r4,0x7c
|
l.andi r4,r4,0x7c
|
l.add r4,r4,r1
|
l.add r4,r4,r1
|
l.lwz r5,0(r4)
|
l.lwz r5,0(r4)
|
l.sb 1(r2),r5
|
l.sb 1(r2),r5
|
l.srli r5,r5,8
|
l.srli r5,r5,8
|
l.j align_end
|
l.j align_end
|
l.sb 0(r2),r5
|
l.sb 0(r2),r5
|
|
|
sw:
|
sw:
|
l.srli r4,r3,9
|
l.srli r4,r3,9
|
l.andi r4,r4,0x7c
|
l.andi r4,r4,0x7c
|
l.add r4,r4,r1
|
l.add r4,r4,r1
|
l.lwz r5,0(r4)
|
l.lwz r5,0(r4)
|
l.sb 3(r2),r5
|
l.sb 3(r2),r5
|
l.srli r5,r5,8
|
l.srli r5,r5,8
|
l.sb 2(r2),r5
|
l.sb 2(r2),r5
|
l.srli r5,r5,8
|
l.srli r5,r5,8
|
l.sb 1(r2),r5
|
l.sb 1(r2),r5
|
l.srli r5,r5,8
|
l.srli r5,r5,8
|
l.j align_end
|
l.j align_end
|
l.sb 0(r2),r5
|
l.sb 0(r2),r5
|
|
|
align_end:
|
align_end:
|
l.lwz r2,0x08(r1)
|
l.lwz r2,0x08(r1)
|
l.lwz r3,0x0c(r1)
|
l.lwz r3,0x0c(r1)
|
l.lwz r4,0x10(r1)
|
l.lwz r4,0x10(r1)
|
l.lwz r5,0x14(r1)
|
l.lwz r5,0x14(r1)
|
l.lwz r6,0x18(r1)
|
l.lwz r6,0x18(r1)
|
l.lwz r7,0x1c(r1)
|
l.lwz r7,0x1c(r1)
|
l.lwz r8,0x20(r1)
|
l.lwz r8,0x20(r1)
|
l.lwz r9,0x24(r1)
|
l.lwz r9,0x24(r1)
|
l.lwz r10,0x28(r1)
|
l.lwz r10,0x28(r1)
|
l.lwz r11,0x2c(r1)
|
l.lwz r11,0x2c(r1)
|
l.lwz r12,0x30(r1)
|
l.lwz r12,0x30(r1)
|
l.lwz r13,0x34(r1)
|
l.lwz r13,0x34(r1)
|
l.lwz r14,0x38(r1)
|
l.lwz r14,0x38(r1)
|
l.lwz r15,0x3c(r1)
|
l.lwz r15,0x3c(r1)
|
l.lwz r16,0x40(r1)
|
l.lwz r16,0x40(r1)
|
l.lwz r17,0x44(r1)
|
l.lwz r17,0x44(r1)
|
l.lwz r18,0x48(r1)
|
l.lwz r18,0x48(r1)
|
l.lwz r19,0x4c(r1)
|
l.lwz r19,0x4c(r1)
|
l.lwz r20,0x50(r1)
|
l.lwz r20,0x50(r1)
|
l.lwz r21,0x54(r1)
|
l.lwz r21,0x54(r1)
|
l.lwz r22,0x58(r1)
|
l.lwz r22,0x58(r1)
|
l.lwz r23,0x5c(r1)
|
l.lwz r23,0x5c(r1)
|
l.lwz r24,0x60(r1)
|
l.lwz r24,0x60(r1)
|
l.lwz r25,0x64(r1)
|
l.lwz r25,0x64(r1)
|
l.lwz r26,0x68(r1)
|
l.lwz r26,0x68(r1)
|
l.lwz r27,0x6c(r1)
|
l.lwz r27,0x6c(r1)
|
l.lwz r28,0x70(r1)
|
l.lwz r28,0x70(r1)
|
l.lwz r29,0x74(r1)
|
l.lwz r29,0x74(r1)
|
l.lwz r30,0x78(r1)
|
l.lwz r30,0x78(r1)
|
l.mfspr r31,r0,0x40
|
l.mfspr r31,r0,0x40
|
l.lwz r31,0x7c(r1)
|
l.lwz r31,0x7c(r1)
|
l.addi r1,r1,128
|
l.addi r1,r1,128
|
l.rfe
|
l.rfe
|
|
|
