/* $Id: cache.h,v 1.1 2005-12-20 11:32:11 jcastillo Exp $
|
/* $Id: cache.h,v 1.1 2005-12-20 11:32:11 jcastillo Exp $
|
* cache.h: Cache specific code for the Sparc. These include flushing
|
* cache.h: Cache specific code for the Sparc. These include flushing
|
* and direct tag/data line access.
|
* and direct tag/data line access.
|
*
|
*
|
* Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
|
* Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
|
*/
|
*/
|
|
|
#ifndef _SPARC_CACHE_H
|
#ifndef _SPARC_CACHE_H
|
#define _SPARC_CACHE_H
|
#define _SPARC_CACHE_H
|
|
|
#include <asm/asi.h>
|
#include <asm/asi.h>
|
|
|
/* Direct access to the instruction cache is provided through and
|
/* Direct access to the instruction cache is provided through and
|
* alternate address space. The IDC bit must be off in the ICCR on
|
* alternate address space. The IDC bit must be off in the ICCR on
|
* HyperSparcs for these accesses to work. The code below does not do
|
* HyperSparcs for these accesses to work. The code below does not do
|
* any checking, the caller must do so. These routines are for
|
* any checking, the caller must do so. These routines are for
|
* diagnostics only, but could end up being useful. Use with care.
|
* diagnostics only, but could end up being useful. Use with care.
|
* Also, you are asking for trouble if you execute these in one of the
|
* Also, you are asking for trouble if you execute these in one of the
|
* three instructions following a %asr/%psr access or modification.
|
* three instructions following a %asr/%psr access or modification.
|
*/
|
*/
|
|
|
/* First, cache-tag access. */
|
/* First, cache-tag access. */
|
extern inline unsigned int get_icache_tag(int setnum, int tagnum)
|
extern inline unsigned int get_icache_tag(int setnum, int tagnum)
|
{
|
{
|
unsigned int vaddr, retval;
|
unsigned int vaddr, retval;
|
|
|
vaddr = ((setnum&1) << 12) | ((tagnum&0x7f) << 5);
|
vaddr = ((setnum&1) << 12) | ((tagnum&0x7f) << 5);
|
__asm__ __volatile__("lda [%1] %2, %0\n\t" :
|
__asm__ __volatile__("lda [%1] %2, %0\n\t" :
|
"=r" (retval) :
|
"=r" (retval) :
|
"r" (vaddr), "i" (ASI_M_TXTC_TAG));
|
"r" (vaddr), "i" (ASI_M_TXTC_TAG));
|
return retval;
|
return retval;
|
}
|
}
|
|
|
extern inline void put_icache_tag(int setnum, int tagnum, unsigned int entry)
|
extern inline void put_icache_tag(int setnum, int tagnum, unsigned int entry)
|
{
|
{
|
unsigned int vaddr;
|
unsigned int vaddr;
|
|
|
vaddr = ((setnum&1) << 12) | ((tagnum&0x7f) << 5);
|
vaddr = ((setnum&1) << 12) | ((tagnum&0x7f) << 5);
|
__asm__ __volatile__("sta %0, [%1] %2\n\t" : :
|
__asm__ __volatile__("sta %0, [%1] %2\n\t" : :
|
"r" (entry), "r" (vaddr), "i" (ASI_M_TXTC_TAG) :
|
"r" (entry), "r" (vaddr), "i" (ASI_M_TXTC_TAG) :
|
"memory");
|
"memory");
|
}
|
}
|
|
|
/* Second cache-data access. The data is returned two-32bit quantities
|
/* Second cache-data access. The data is returned two-32bit quantities
|
* at a time.
|
* at a time.
|
*/
|
*/
|
extern inline void get_icache_data(int setnum, int tagnum, int subblock,
|
extern inline void get_icache_data(int setnum, int tagnum, int subblock,
|
unsigned int *data)
|
unsigned int *data)
|
{
|
{
|
unsigned int value1, value2, vaddr;
|
unsigned int value1, value2, vaddr;
|
|
|
vaddr = ((setnum&0x1) << 12) | ((tagnum&0x7f) << 5) |
|
vaddr = ((setnum&0x1) << 12) | ((tagnum&0x7f) << 5) |
|
((subblock&0x3) << 3);
|
((subblock&0x3) << 3);
|
__asm__ __volatile__("ldda [%2] %3, %%g2\n\t"
|
__asm__ __volatile__("ldda [%2] %3, %%g2\n\t"
|
"or %%g0, %%g2, %0\n\t"
|
"or %%g0, %%g2, %0\n\t"
|
"or %%g0, %%g3, %1\n\t" :
|
"or %%g0, %%g3, %1\n\t" :
|
"=r" (value1), "=r" (value2) :
|
"=r" (value1), "=r" (value2) :
|
"r" (vaddr), "i" (ASI_M_TXTC_DATA) :
|
"r" (vaddr), "i" (ASI_M_TXTC_DATA) :
|
"g2", "g3");
|
"g2", "g3");
|
data[0] = value1; data[1] = value2;
|
data[0] = value1; data[1] = value2;
|
}
|
}
|
|
|
extern inline void put_icache_data(int setnum, int tagnum, int subblock,
|
extern inline void put_icache_data(int setnum, int tagnum, int subblock,
|
unsigned int *data)
|
unsigned int *data)
|
{
|
{
|
unsigned int value1, value2, vaddr;
|
unsigned int value1, value2, vaddr;
|
|
|
vaddr = ((setnum&0x1) << 12) | ((tagnum&0x7f) << 5) |
|
vaddr = ((setnum&0x1) << 12) | ((tagnum&0x7f) << 5) |
|
((subblock&0x3) << 3);
|
((subblock&0x3) << 3);
|
value1 = data[0]; value2 = data[1];
|
value1 = data[0]; value2 = data[1];
|
__asm__ __volatile__("or %%g0, %0, %%g2\n\t"
|
__asm__ __volatile__("or %%g0, %0, %%g2\n\t"
|
"or %%g0, %1, %%g3\n\t"
|
"or %%g0, %1, %%g3\n\t"
|
"stda %%g2, [%2] %3\n\t" : :
|
"stda %%g2, [%2] %3\n\t" : :
|
"r" (value1), "r" (value2),
|
"r" (value1), "r" (value2),
|
"r" (vaddr), "i" (ASI_M_TXTC_DATA) :
|
"r" (vaddr), "i" (ASI_M_TXTC_DATA) :
|
"g2", "g3", "memory" /* no joke */);
|
"g2", "g3", "memory" /* no joke */);
|
}
|
}
|
|
|
/* Different types of flushes with the ICACHE. Some of the flushes
|
/* Different types of flushes with the ICACHE. Some of the flushes
|
* affect both the ICACHE and the external cache. Others only clear
|
* affect both the ICACHE and the external cache. Others only clear
|
* the ICACHE entries on the cpu itself. V8's (most) allow
|
* the ICACHE entries on the cpu itself. V8's (most) allow
|
* granularity of flushes on the packet (element in line), whole line,
|
* granularity of flushes on the packet (element in line), whole line,
|
* and entire cache (ie. all lines) level. The ICACHE only flushes are
|
* and entire cache (ie. all lines) level. The ICACHE only flushes are
|
* ROSS HyperSparc specific and are in ross.h
|
* ROSS HyperSparc specific and are in ross.h
|
*/
|
*/
|
|
|
/* Flushes which clear out both the on-chip and external caches */
|
/* Flushes which clear out both the on-chip and external caches */
|
extern inline void flush_ei_page(unsigned int addr)
|
extern inline void flush_ei_page(unsigned int addr)
|
{
|
{
|
__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : :
|
__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : :
|
"r" (addr), "i" (ASI_M_FLUSH_PAGE) :
|
"r" (addr), "i" (ASI_M_FLUSH_PAGE) :
|
"memory");
|
"memory");
|
}
|
}
|
|
|
extern inline void flush_ei_seg(unsigned int addr)
|
extern inline void flush_ei_seg(unsigned int addr)
|
{
|
{
|
__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : :
|
__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : :
|
"r" (addr), "i" (ASI_M_FLUSH_SEG) :
|
"r" (addr), "i" (ASI_M_FLUSH_SEG) :
|
"memory");
|
"memory");
|
}
|
}
|
|
|
extern inline void flush_ei_region(unsigned int addr)
|
extern inline void flush_ei_region(unsigned int addr)
|
{
|
{
|
__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : :
|
__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : :
|
"r" (addr), "i" (ASI_M_FLUSH_REGION) :
|
"r" (addr), "i" (ASI_M_FLUSH_REGION) :
|
"memory");
|
"memory");
|
}
|
}
|
|
|
extern inline void flush_ei_ctx(unsigned int addr)
|
extern inline void flush_ei_ctx(unsigned int addr)
|
{
|
{
|
__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : :
|
__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : :
|
"r" (addr), "i" (ASI_M_FLUSH_CTX) :
|
"r" (addr), "i" (ASI_M_FLUSH_CTX) :
|
"memory");
|
"memory");
|
}
|
}
|
|
|
extern inline void flush_ei_user(unsigned int addr)
|
extern inline void flush_ei_user(unsigned int addr)
|
{
|
{
|
__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : :
|
__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : :
|
"r" (addr), "i" (ASI_M_FLUSH_USER) :
|
"r" (addr), "i" (ASI_M_FLUSH_USER) :
|
"memory");
|
"memory");
|
}
|
}
|
|
|
#endif /* !(_SPARC_CACHE_H) */
|
#endif /* !(_SPARC_CACHE_H) */
|
|
|
