OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [rc203soc/] [sw/] [uClinux/] [include/] [asm-sparc/] [msi.h] - Diff between revs 1765 and 1782

Only display areas with differences | Details | Blame | View Log

Rev 1765 Rev 1782
/* $Id: msi.h,v 1.1 2005-12-20 11:32:11 jcastillo Exp $
/* $Id: msi.h,v 1.1 2005-12-20 11:32:11 jcastillo Exp $
 * msi.h:  Defines specific to the MBus - Sbus - Interface.
 * msi.h:  Defines specific to the MBus - Sbus - Interface.
 *
 *
 * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
 * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
 * Copyright (C) 1996 Eddie C. Dost   (ecd@pool.informatik.rwth-aachen.de)
 * Copyright (C) 1996 Eddie C. Dost   (ecd@pool.informatik.rwth-aachen.de)
 */
 */
 
 
#ifndef _SPARC_MSI_H
#ifndef _SPARC_MSI_H
#define _SPARC_MSI_H
#define _SPARC_MSI_H
 
 
/*
/*
 * Locations of MSI Registers.
 * Locations of MSI Registers.
 */
 */
#define MSI_MBUS_ARBEN  0xe0001008      /* MBus Arbiter Enable register */
#define MSI_MBUS_ARBEN  0xe0001008      /* MBus Arbiter Enable register */
 
 
/*
/*
 * Useful bits in the MSI Registers.
 * Useful bits in the MSI Registers.
 */
 */
#define MSI_ASYNC_MODE  0x80000000      /* Operate the MSI asynchronously */
#define MSI_ASYNC_MODE  0x80000000      /* Operate the MSI asynchronously */
 
 
 
 
extern inline void msi_set_sync(void)
extern inline void msi_set_sync(void)
{
{
        __asm__ __volatile__ ("lda [%0] %1, %%g3\n\t"
        __asm__ __volatile__ ("lda [%0] %1, %%g3\n\t"
                              "andn %%g3, %2, %%g3\n\t"
                              "andn %%g3, %2, %%g3\n\t"
                              "sta %%g3, [%0] %1\n\t" : :
                              "sta %%g3, [%0] %1\n\t" : :
                              "r" (MSI_MBUS_ARBEN),
                              "r" (MSI_MBUS_ARBEN),
                              "i" (ASI_M_CTL), "r" (MSI_ASYNC_MODE) : "g3");
                              "i" (ASI_M_CTL), "r" (MSI_ASYNC_MODE) : "g3");
}
}
 
 
#endif /* !(_SPARC_MSI_H) */
#endif /* !(_SPARC_MSI_H) */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.