URL
https://opencores.org/ocsvn/pci/pci/trunk
[/] [pci/] [tags/] [rel_6/] [rtl/] [verilog/] [timescale.v] - Diff between revs 21 and 112
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 21 |
Rev 112 |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// File name "timescale.v" ////
|
//// File name "timescale.v" ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
// Revision 1.1 2001/10/05 08:11:22 mihad
|
// Revision 1.1 2001/10/05 08:11:22 mihad
|
// Updated all files with inclusion of timescale file for simulation purposes.
|
// Updated all files with inclusion of timescale file for simulation purposes.
|
//
|
//
|
//
|
//
|
|
|
// timescale directive is included in all core's modules for simulation purposes
|
// timescale directive is included in all core's modules for simulation purposes
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.