URL
https://opencores.org/ocsvn/phr/phr/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 5 |
Rev 85 |
Cmp-Mod V01 Created by CvPCB (2010-03-14)-final date = vie 11 nov 2011 18:21:34 ART
|
Cmp-Mod V01 Created by CvPCB (2010-03-14)-final date = vie 11 nov 2011 18:21:34 ART
|
|
|
BeginCmp
|
BeginCmp
|
TimeStamp = /4EBD6AD6;
|
TimeStamp = /4EBD6AD6;
|
Reference = C1;
|
Reference = C1;
|
ValeurCmp = 0.1u;
|
ValeurCmp = 0.1u;
|
IdModule = SM0603;
|
IdModule = SM0603;
|
EndCmp
|
EndCmp
|
|
|
BeginCmp
|
BeginCmp
|
TimeStamp = /4EBD6AE3;
|
TimeStamp = /4EBD6AE3;
|
Reference = C2;
|
Reference = C2;
|
ValeurCmp = 0.1u;
|
ValeurCmp = 0.1u;
|
IdModule = SM0603;
|
IdModule = SM0603;
|
EndCmp
|
EndCmp
|
|
|
BeginCmp
|
BeginCmp
|
TimeStamp = /4EBD6A13;
|
TimeStamp = /4EBD6A13;
|
Reference = K1;
|
Reference = K1;
|
ValeurCmp = jum_EN2;
|
ValeurCmp = jum_EN2;
|
IdModule = con-lstb-MA03-1;
|
IdModule = con-lstb-MA03-1;
|
EndCmp
|
EndCmp
|
|
|
BeginCmp
|
BeginCmp
|
TimeStamp = /4EBD6248;
|
TimeStamp = /4EBD6248;
|
Reference = P1;
|
Reference = P1;
|
ValeurCmp = FPGA;
|
ValeurCmp = FPGA;
|
IdModule = con-lsta-FE05-2W;
|
IdModule = con-lsta-FE05-2W;
|
EndCmp
|
EndCmp
|
|
|
BeginCmp
|
BeginCmp
|
TimeStamp = /4EBD696A;
|
TimeStamp = /4EBD696A;
|
Reference = P2;
|
Reference = P2;
|
ValeurCmp = IO_aislados;
|
ValeurCmp = IO_aislados;
|
IdModule = con-lstb-MA07-1;
|
IdModule = con-lstb-MA07-1;
|
EndCmp
|
EndCmp
|
|
|
BeginCmp
|
BeginCmp
|
TimeStamp = /4EBD77F2;
|
TimeStamp = /4EBD77F2;
|
Reference = U1;
|
Reference = U1;
|
ValeurCmp = ISO7242A;
|
ValeurCmp = ISO7242A;
|
IdModule = analog-devices-SOIC16N;
|
IdModule = analog-devices-SOIC16N;
|
EndCmp
|
EndCmp
|
|
|
EndListe
|
EndListe
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.