# See LICENSE for license details.
|
# See LICENSE for license details.
|
|
|
#*****************************************************************************
|
#*****************************************************************************
|
# jalr.S
|
# jalr.S
|
#-----------------------------------------------------------------------------
|
#-----------------------------------------------------------------------------
|
#
|
#
|
# Test jalr instruction.
|
# Test jalr instruction.
|
#
|
#
|
|
|
#include "riscv_test.h"
|
#include "riscv_test.h"
|
#include "test_macros.h"
|
#include "test_macros.h"
|
|
|
RVTEST_RV32U
|
RVTEST_RV32U
|
RVTEST_CODE_BEGIN
|
RVTEST_CODE_BEGIN
|
|
|
#-------------------------------------------------------------
|
#-------------------------------------------------------------
|
# Test 2: Basic test
|
# Test 2: Basic test
|
#-------------------------------------------------------------
|
#-------------------------------------------------------------
|
|
|
test_2:
|
test_2:
|
li TESTNUM, 2
|
li TESTNUM, 2
|
li x31, 0
|
li x31, 0
|
la x2, target_2
|
la x2, target_2
|
|
|
linkaddr_2:
|
linkaddr_2:
|
jalr x19, x2, 0
|
jalr x19, x2, 0
|
nop
|
nop
|
nop
|
nop
|
|
|
j fail
|
j fail
|
|
|
target_2:
|
target_2:
|
la x1, linkaddr_2
|
la x1, linkaddr_2
|
addi x1, x1, 4
|
addi x1, x1, 4
|
bne x1, x19, fail
|
bne x1, x19, fail
|
|
|
#-------------------------------------------------------------
|
#-------------------------------------------------------------
|
# Test 3: Check r0 target and that r31 is not modified
|
# Test 3: Check r0 target and that r31 is not modified
|
#-------------------------------------------------------------
|
#-------------------------------------------------------------
|
|
|
test_3:
|
test_3:
|
li TESTNUM, 3
|
li TESTNUM, 3
|
li x31, 0
|
li x31, 0
|
la x3, target_3
|
la x3, target_3
|
|
|
linkaddr_3:
|
linkaddr_3:
|
jalr x0, x3, 0
|
jalr x0, x3, 0
|
nop
|
nop
|
|
|
j fail
|
j fail
|
|
|
target_3:
|
target_3:
|
bne x31, x0, fail
|
bne x31, x0, fail
|
|
|
#-------------------------------------------------------------
|
#-------------------------------------------------------------
|
# Bypassing tests
|
# Bypassing tests
|
#-------------------------------------------------------------
|
#-------------------------------------------------------------
|
|
|
TEST_JALR_SRC1_BYPASS( 4, 0, jalr );
|
TEST_JALR_SRC1_BYPASS( 4, 0, jalr );
|
TEST_JALR_SRC1_BYPASS( 5, 1, jalr );
|
TEST_JALR_SRC1_BYPASS( 5, 1, jalr );
|
TEST_JALR_SRC1_BYPASS( 6, 2, jalr );
|
TEST_JALR_SRC1_BYPASS( 6, 2, jalr );
|
|
|
#-------------------------------------------------------------
|
#-------------------------------------------------------------
|
# Test delay slot instructions not executed nor bypassed
|
# Test delay slot instructions not executed nor bypassed
|
#-------------------------------------------------------------
|
#-------------------------------------------------------------
|
|
|
TEST_CASE( 7, x1, 4, \
|
TEST_CASE( 7, x1, 4, \
|
li x1, 1; \
|
li x1, 1; \
|
la x2, 1f;
|
la x2, 1f;
|
jalr x19, x2, -4; \
|
jalr x19, x2, -4; \
|
addi x1, x1, 1; \
|
addi x1, x1, 1; \
|
addi x1, x1, 1; \
|
addi x1, x1, 1; \
|
addi x1, x1, 1; \
|
addi x1, x1, 1; \
|
addi x1, x1, 1; \
|
addi x1, x1, 1; \
|
1: addi x1, x1, 1; \
|
1: addi x1, x1, 1; \
|
addi x1, x1, 1; \
|
addi x1, x1, 1; \
|
)
|
)
|
|
|
TEST_PASSFAIL
|
TEST_PASSFAIL
|
|
|
RVTEST_CODE_END
|
RVTEST_CODE_END
|
|
|
.data
|
.data
|
RVTEST_DATA_BEGIN
|
RVTEST_DATA_BEGIN
|
|
|
TEST_DATA
|
TEST_DATA
|
|
|
RVTEST_DATA_END
|
RVTEST_DATA_END
|
|
|
