OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] [potato/] [trunk/] [benchmarks/] [platform.h] - Diff between revs 21 and 45

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 21 Rev 45
// The Potato Processor Benchmark Applications
// The Potato Processor Benchmark Applications
// (c) Kristian Klomsten Skordal 2015 <kristian.skordal@wafflemail.net>
// (c) Kristian Klomsten Skordal 2015 <kristian.skordal@wafflemail.net>
// Report bugs and issues on <http://opencores.org/project,potato,bugtracker>
// Report bugs and issues on <http://opencores.org/project,potato,bugtracker>
 
 
// This file contains various platform details. The default defines in this file
// This file contains various platform details. The default defines in this file
// correspond to the "official" test platform, the Potato SoC for the Nexys4 board.
// correspond to the "official" test platform, the Potato SoC for the Nexys4 board.
 
 
#ifndef PLATFORM_H
#ifndef PLATFORM_H
#define PLATFORM_H
#define PLATFORM_H
 
 
// Clock frequency in Hz:
// Clock frequency in Hz:
#define SYSTEM_CLK_FREQ 60000000
#define SYSTEM_CLK_FREQ 50000000
 
 
// Macro for using the addresses below in C code:
// Macro for using the addresses below in C code:
#define IO_ADDRESS(x)   ((volatile void *) x)
#define IO_ADDRESS(x)   ((volatile void *) x)
 
 
// Base addresses for the various peripherals in the system:
// Base addresses for the various peripherals in the system:
#define IMEM_BASE       0x00000000
#define IMEM_BASE       0x00000000
#define DMEM_BASE       0x00002000
#define DMEM_BASE       0x00002000
#define GPIO1_BASE      0x00004000 
#define GPIO1_BASE      0x00004000 
#define GPIO2_BASE      0x00004800
#define GPIO2_BASE      0x00004800
#define UART_BASE       0x00005000
#define UART_BASE       0x00005000
#define TIMER_BASE      0x00005800
#define TIMER_BASE      0x00005800
 
 
// IRQs:
// IRQs:
#define EXTERNAL_IRQ    0
#define EXTERNAL_IRQ    0
#define TIMER_IRQ       5
#define TIMER_IRQ       5
 
 
// GPIO register offsets:
// GPIO register offsets:
#define GPIO_INPUT      0
#define GPIO_INPUT      0
#define GPIO_OUTPUT     4
#define GPIO_OUTPUT     4
#define GPIO_DIR        8
#define GPIO_DIR        8
 
 
// UART register offsets:
// UART register offsets:
#define UART_TX         0
#define UART_TX         0
#define UART_RX         4
#define UART_RX         4
#define UART_STATUS     8
#define UART_STATUS     8
 
 
// Timer register offsets:
// Timer register offsets:
#define TIMER_CTRL      0
#define TIMER_CTRL      0
#define TIMER_COMPARE   4
#define TIMER_COMPARE   4
#define TIMER_COUNTER   8
#define TIMER_COUNTER   8
 
 
// Timer control register bits:
// Timer control register bits:
#define TIMER_CTRL_RUN          0
#define TIMER_CTRL_RUN          0
#define TIMER_CTRL_CLEAR        1
#define TIMER_CTRL_CLEAR        1
 
 
#endif
#endif
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.