-----------------------------------------------------------------------
|
-----------------------------------------------------------------------
|
---- ----
|
---- ----
|
---- Present - a lightweight block cipher project ----
|
---- Present - a lightweight block cipher project ----
|
---- ----
|
---- ----
|
---- This file is part of the Present - a lightweight block ----
|
---- This file is part of the Present - a lightweight block ----
|
---- cipher project ----
|
---- cipher project ----
|
---- http://www.http://opencores.org/project,present ----
|
---- http://www.http://opencores.org/project,present ----
|
---- ----
|
---- ----
|
---- Description: ----
|
---- Description: ----
|
---- Test bench of Present encoder with 32 bit IO. ----
|
---- Test bench of Present encoder with 32 bit IO. ----
|
---- To Do: ----
|
---- To Do: ----
|
---- ----
|
---- ----
|
---- Author(s): ----
|
---- Author(s): ----
|
---- - Krzysztof Gajewski, gajos@opencores.org ----
|
---- - Krzysztof Gajewski, gajos@opencores.org ----
|
---- k.gajewski@gmail.com ----
|
---- k.gajewski@gmail.com ----
|
---- ----
|
---- ----
|
-----------------------------------------------------------------------
|
-----------------------------------------------------------------------
|
---- ----
|
---- ----
|
---- Copyright (C) 2013 Authors and OPENCORES.ORG ----
|
---- Copyright (C) 2013 Authors and OPENCORES.ORG ----
|
---- ----
|
---- ----
|
---- This source file may be used and distributed without ----
|
---- This source file may be used and distributed without ----
|
---- restriction provided that this copyright statement is not ----
|
---- restriction provided that this copyright statement is not ----
|
---- removed from the file and that any derivative work contains ----
|
---- removed from the file and that any derivative work contains ----
|
---- the original copyright notice and the associated disclaimer. ----
|
---- the original copyright notice and the associated disclaimer. ----
|
---- ----
|
---- ----
|
---- This source file is free software; you can redistribute it ----
|
---- This source file is free software; you can redistribute it ----
|
---- and-or modify it under the terms of the GNU Lesser General ----
|
---- and-or modify it under the terms of the GNU Lesser General ----
|
---- Public License as published by the Free Software Foundation; ----
|
---- Public License as published by the Free Software Foundation; ----
|
---- either version 2.1 of the License, or (at your option) any ----
|
---- either version 2.1 of the License, or (at your option) any ----
|
---- later version. ----
|
---- later version. ----
|
---- ----
|
---- ----
|
---- This source is distributed in the hope that it will be ----
|
---- This source is distributed in the hope that it will be ----
|
---- useful, but WITHOUT ANY WARRANTY; without even the implied ----
|
---- useful, but WITHOUT ANY WARRANTY; without even the implied ----
|
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ----
|
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ----
|
---- PURPOSE. See the GNU Lesser General Public License for more ----
|
---- PURPOSE. See the GNU Lesser General Public License for more ----
|
---- details. ----
|
---- details. ----
|
---- ----
|
---- ----
|
---- You should have received a copy of the GNU Lesser General ----
|
---- You should have received a copy of the GNU Lesser General ----
|
---- Public License along with this source; if not, download it ----
|
---- Public License along with this source; if not, download it ----
|
---- from http://www.opencores.org/lgpl.shtml ----
|
---- from http://www.opencores.org/lgpl.shtml ----
|
---- ----
|
---- ----
|
-----------------------------------------------------------------------
|
-----------------------------------------------------------------------
|
LIBRARY ieee;
|
LIBRARY ieee;
|
USE ieee.std_logic_1164.ALL;
|
USE ieee.std_logic_1164.ALL;
|
USE ieee.std_logic_unsigned.all;
|
USE ieee.std_logic_unsigned.all;
|
USE ieee.numeric_std.ALL;
|
USE ieee.numeric_std.ALL;
|
USE std.textio.all;
|
USE std.textio.all;
|
USE work.txt_util.all;
|
USE work.txt_util.all;
|
USE ieee.std_logic_textio.all;
|
USE ieee.std_logic_textio.all;
|
use work.kody.ALL;
|
use work.kody.ALL;
|
|
|
ENTITY PresentEncTB IS
|
ENTITY PresentEncTB IS
|
END PresentEncTB;
|
END PresentEncTB;
|
|
|
ARCHITECTURE behavior OF PresentEncTB IS
|
ARCHITECTURE behavior OF PresentEncTB IS
|
|
|
-- Component Declaration for the Unit Under Test (UUT)
|
-- Component Declaration for the Unit Under Test (UUT)
|
|
|
COMPONENT PresentEnc
|
COMPONENT PresentEnc
|
PORT(
|
PORT(
|
input : IN std_logic_vector(31 downto 0);
|
input : IN std_logic_vector(31 downto 0);
|
output : OUT std_logic_vector(31 downto 0);
|
output : OUT std_logic_vector(31 downto 0);
|
ctrl : IN std_logic_vector(3 downto 0);
|
ctrl : IN std_logic_vector(3 downto 0);
|
clk : IN std_logic;
|
clk : IN std_logic;
|
reset : IN std_logic;
|
reset : IN std_logic;
|
ready : out std_logic
|
ready : out std_logic
|
);
|
);
|
END COMPONENT;
|
END COMPONENT;
|
|
|
-- Clock period definitions
|
-- Clock period definitions
|
constant clk_period : time := 1ns;
|
constant clk_period : time := 1ns;
|
constant p10 : time := clk_period/10;
|
constant p10 : time := clk_period/10;
|
constant edge : time := clk_period-p10;
|
constant edge : time := clk_period-p10;
|
|
|
--Inputs
|
--Inputs
|
signal input : std_logic_vector(31 downto 0) := (others => '0');
|
signal input : std_logic_vector(31 downto 0) := (others => '0');
|
signal ctrl : std_logic_vector(3 downto 0) := (others => '0');
|
signal ctrl : std_logic_vector(3 downto 0) := (others => '0');
|
signal clk : std_logic := '0';
|
signal clk : std_logic := '0';
|
signal reset : std_logic := '0';
|
signal reset : std_logic := '0';
|
signal strobe : std_logic;
|
signal strobe : std_logic;
|
|
|
--Outputs
|
--Outputs
|
signal output : std_logic_vector(31 downto 0);
|
signal output : std_logic_vector(31 downto 0);
|
signal ready : std_logic := '0';
|
signal ready : std_logic := '0';
|
|
|
BEGIN
|
BEGIN
|
|
|
-- Instantiate the Unit Under Test (UUT)
|
-- Instantiate the Unit Under Test (UUT)
|
uut: PresentEnc PORT MAP (
|
uut: PresentEnc PORT MAP (
|
input => input,
|
input => input,
|
output => output,
|
output => output,
|
ctrl => ctrl,
|
ctrl => ctrl,
|
clk => clk,
|
clk => clk,
|
reset => reset,
|
reset => reset,
|
ready => ready
|
ready => ready
|
);
|
);
|
|
|
-- Clock process definitions
|
-- Clock process definitions
|
clk_process :process
|
clk_process :process
|
begin
|
begin
|
clk <= '0';
|
clk <= '0';
|
wait for clk_period/2;
|
wait for clk_period/2;
|
clk <= '1';
|
clk <= '1';
|
wait for clk_period/2;
|
wait for clk_period/2;
|
end process;
|
end process;
|
|
|
|
|
-- Stimulus process
|
-- Stimulus process
|
stim_proc: process
|
stim_proc: process
|
|
|
file infile :text is in "wejscie.txt";
|
file infile :text is in "input.txt";
|
variable line_in :line;
|
variable line_in :line;
|
variable bytes : std_logic_vector(32 downto 0);
|
variable bytes : std_logic_vector(32 downto 0);
|
variable bytes2 : std_logic_vector(3 downto 0);
|
variable bytes2 : std_logic_vector(3 downto 0);
|
variable xbit : std_logic;
|
variable xbit : std_logic;
|
|
|
|
|
begin
|
begin
|
-- hold reset state for 100ms.
|
-- hold reset state for 100ms.
|
wait for 100ns;
|
wait for 100ns;
|
reset <= '1';
|
reset <= '1';
|
wait for 10ns;
|
wait for 10ns;
|
reset <= '0';
|
reset <= '0';
|
wait for 10ns;
|
wait for 10ns;
|
-- insert stimulus here
|
-- insert stimulus here
|
while not (endfile(infile)) loop
|
while not (endfile(infile)) loop
|
readline(infile, line_in); --2
|
readline(infile, line_in); --2
|
hread(line_in, bytes2);
|
hread(line_in, bytes2);
|
ctrl <= bytes2;
|
ctrl <= bytes2;
|
wait for clk_period;
|
wait for clk_period;
|
readline(infile, line_in); -- 1
|
readline(infile, line_in); -- 1
|
hread(line_in, bytes2);
|
hread(line_in, bytes2);
|
ctrl <= bytes2;
|
ctrl <= bytes2;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
read(line_in, xbit);
|
read(line_in, xbit);
|
input <= (others => xbit);
|
input <= (others => xbit);
|
wait for clk_period;
|
wait for clk_period;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
hread(line_in, bytes2);
|
hread(line_in, bytes2);
|
ctrl <= bytes2;
|
ctrl <= bytes2;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
read(line_in, xbit);
|
read(line_in, xbit);
|
input <= (others => xbit);
|
input <= (others => xbit);
|
wait for clk_period;
|
wait for clk_period;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
hread(line_in, bytes2);
|
hread(line_in, bytes2);
|
ctrl <= bytes2;
|
ctrl <= bytes2;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
read(line_in, xbit);
|
read(line_in, xbit);
|
input <= (others => xbit);
|
input <= (others => xbit);
|
wait for clk_period;
|
wait for clk_period;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
hread(line_in, bytes2);
|
hread(line_in, bytes2);
|
ctrl <= bytes2;
|
ctrl <= bytes2;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
read(line_in, xbit);
|
read(line_in, xbit);
|
input <= (others => xbit);
|
input <= (others => xbit);
|
wait for clk_period;
|
wait for clk_period;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
hread(line_in, bytes2);
|
hread(line_in, bytes2);
|
ctrl <= bytes2;
|
ctrl <= bytes2;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
read(line_in, xbit);
|
read(line_in, xbit);
|
input <= (others => xbit);
|
input <= (others => xbit);
|
wait for clk_period;
|
wait for clk_period;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
hread(line_in, bytes2);
|
hread(line_in, bytes2);
|
ctrl <= bytes2;
|
ctrl <= bytes2;
|
wait for clk_period*33;
|
wait for clk_period*33;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
hread(line_in, bytes2);
|
hread(line_in, bytes2);
|
ctrl <= bytes2;
|
ctrl <= bytes2;
|
wait for clk_period;
|
wait for clk_period;
|
readline(infile, line_in);
|
readline(infile, line_in);
|
hread(line_in, bytes2);
|
hread(line_in, bytes2);
|
ctrl <= bytes2;
|
ctrl <= bytes2;
|
wait for clk_period*2;
|
wait for clk_period*2;
|
end loop;
|
end loop;
|
assert false severity failure;
|
assert false severity failure;
|
end process;
|
end process;
|
|
|
strobe <= TRANSPORT clk AFTER edge;
|
strobe <= TRANSPORT clk AFTER edge;
|
|
|
outs: PROCESS (strobe)
|
outs: PROCESS (strobe)
|
variable str :string(1 to 29);
|
variable str :string(1 to 29);
|
variable lineout :line;
|
variable lineout :line;
|
variable init_file :std_logic := '1';
|
variable init_file :std_logic := '1';
|
file outfile :text is out "wyjscie.txt";
|
file outfile :text is out "output.txt";
|
|
|
-------- funkcja konwersji: std_logic_vector => character --------
|
-------- conversion function: std_logic_vector => character --------
|
function conv_to_hex_char (sig: std_logic_vector(3 downto 0)) RETURN character IS
|
function conv_to_hex_char (sig: std_logic_vector(3 downto 0)) RETURN character IS
|
begin
|
begin
|
case sig is
|
case sig is
|
when "0000" => return '0';
|
when "0000" => return '0';
|
when "0001" => return '1';
|
when "0001" => return '1';
|
when "0010" => return '2';
|
when "0010" => return '2';
|
when "0011" => return '3';
|
when "0011" => return '3';
|
when "0100" => return '4';
|
when "0100" => return '4';
|
when "0101" => return '5';
|
when "0101" => return '5';
|
when "0110" => return '6';
|
when "0110" => return '6';
|
when "0111" => return '7';
|
when "0111" => return '7';
|
when "1000" => return '8';
|
when "1000" => return '8';
|
when "1001" => return '9';
|
when "1001" => return '9';
|
when "1010" => return 'A';
|
when "1010" => return 'A';
|
when "1011" => return 'B';
|
when "1011" => return 'B';
|
when "1100" => return 'C';
|
when "1100" => return 'C';
|
when "1101" => return 'D';
|
when "1101" => return 'D';
|
when "1110" => return 'E';
|
when "1110" => return 'E';
|
when others => return 'F';
|
when others => return 'F';
|
end case;
|
end case;
|
end conv_to_hex_char;
|
end conv_to_hex_char;
|
|
|
-------- funkcja konwersji: std_logic => character --------
|
-------- conversion function: std_logic => character --------
|
function conv_to_char (sig: std_logic) RETURN character IS
|
function conv_to_char (sig: std_logic) RETURN character IS
|
begin
|
begin
|
case sig is
|
case sig is
|
when '1' => return '1';
|
when '1' => return '1';
|
when '0' => return '0';
|
when '0' => return '0';
|
when 'Z' => return 'Z';
|
when 'Z' => return 'Z';
|
when others => return 'X';
|
when others => return 'X';
|
end case;
|
end case;
|
end conv_to_char;
|
end conv_to_char;
|
|
|
-------- funkcja konwersji: std_logic_vector => string --------
|
-------- conversion function: std_logic_vector => string --------
|
function conv_to_string (inp: std_logic_vector; length: integer) RETURN string IS
|
function conv_to_string (inp: std_logic_vector; length: integer) RETURN string IS
|
variable x : integer := length/4;
|
variable x : integer := length/4;
|
variable s : string(1 to x);
|
variable s : string(1 to x);
|
begin
|
begin
|
for i in 0 to (x-1) loop
|
for i in 0 to (x-1) loop
|
s(x-i) := conv_to_hex_char(inp(4*i+3 downto 4*i));
|
s(x-i) := conv_to_hex_char(inp(4*i+3 downto 4*i));
|
end loop;
|
end loop;
|
return s;
|
return s;
|
end conv_to_string;
|
end conv_to_string;
|
|
|
-------------------------------------
|
-------------------------------------
|
begin
|
begin
|
-------- nagłówek pliku wyjściowego (podział kolumn) --------
|
-------- output file header (columns) --------
|
if init_file = '1' then
|
if init_file = '1' then
|
str:="clk ";
|
str:="clk ";
|
write(lineout,str); writeline(outfile,lineout);
|
write(lineout,str); writeline(outfile,lineout);
|
str:="| reset ";
|
str:="| reset ";
|
write(lineout,str); writeline(outfile,lineout);
|
write(lineout,str); writeline(outfile,lineout);
|
str:="| | ready ";
|
str:="| | ready ";
|
write(lineout,str); writeline(outfile,lineout);
|
write(lineout,str); writeline(outfile,lineout);
|
str:="| | | ctrl ";
|
str:="| | | ctrl ";
|
write(lineout,str); writeline(outfile,lineout);
|
write(lineout,str); writeline(outfile,lineout);
|
str:="| | | | input ";
|
str:="| | | | input ";
|
write(lineout,str); writeline(outfile,lineout);
|
write(lineout,str); writeline(outfile,lineout);
|
str:="| | | | | output ";
|
str:="| | | | | output ";
|
write(lineout,str); writeline(outfile,lineout);
|
write(lineout,str); writeline(outfile,lineout);
|
str:="| | | | | | ";
|
str:="| | | | | | ";
|
write(lineout,str); writeline(outfile,lineout);
|
write(lineout,str); writeline(outfile,lineout);
|
init_file := '0';
|
init_file := '0';
|
end if;
|
end if;
|
|
|
-------- zapis danych do pliku wyjsciowego „wyjscie” --------
|
-------- write to output „output” --------
|
if (strobe'EVENT and strobe='0') then
|
if (strobe'EVENT and strobe='0') then
|
str := (others => ' ');
|
str := (others => ' ');
|
str(1) := conv_to_char(clk);
|
str(1) := conv_to_char(clk);
|
str(2) := '|';
|
str(2) := '|';
|
str(3) := conv_to_char(reset);
|
str(3) := conv_to_char(reset);
|
str(4) := '|';
|
str(4) := '|';
|
str(5) := conv_to_char(ready);
|
str(5) := conv_to_char(ready);
|
str(6) := '|';
|
str(6) := '|';
|
str(7) := conv_to_hex_char(ctrl);
|
str(7) := conv_to_hex_char(ctrl);
|
str(8) := '|';
|
str(8) := '|';
|
str(9 to 16) := conv_to_string(input,32);
|
str(9 to 16) := conv_to_string(input,32);
|
str(17) := '|';
|
str(17) := '|';
|
str(18 to 25) := conv_to_string(output,32);
|
str(18 to 25) := conv_to_string(output,32);
|
str(26) := '|';
|
str(26) := '|';
|
write(lineout,str);
|
write(lineout,str);
|
writeline(outfile,lineout);
|
writeline(outfile,lineout);
|
end if;
|
end if;
|
end process outs;
|
end process outs;
|
|
|
