URL
https://opencores.org/ocsvn/pss/pss/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 5 |
Rev 7 |
module zpu_core_stub
|
module zpu_core_stub
|
(
|
(
|
input clk,
|
input clk,
|
input sreset,
|
input sreset,
|
input enable,
|
input enable,
|
output cpu_present,
|
output cpu_present,
|
output [31:0] pc_bo,
|
output [31:0] pc_bo,
|
|
|
output mem_req,
|
output mem_req,
|
output mem_we,
|
output mem_we,
|
input mem_ack,
|
input mem_ack,
|
input [31:0] mem_read,
|
input [31:0] mem_read,
|
output [31:0] mem_write,
|
output [31:0] mem_write,
|
output [31:0] out_mem_addr,
|
output [31:0] out_mem_addr,
|
output [3:0] mem_writeMask,
|
output [3:0] mem_writeMask,
|
|
|
input interrupt,
|
input interrupt,
|
output interrupt_ack,
|
output interrupt_ack,
|
output break_o,
|
output break_o,
|
output [63:0] zpu_status
|
output [63:0] zpu_status
|
);
|
);
|
|
|
assign cpu_present = 1'b0;
|
assign cpu_present = 1'b0;
|
assign pc_bo = 32'h0;
|
assign pc_bo = 32'h0;
|
assign mem_req = 1'b0;
|
assign mem_req = 1'b0;
|
assign mem_we = 1'bx;
|
assign mem_we = 1'bx;
|
assign mem_write = 32'hx;
|
assign mem_write = 32'hx;
|
assign out_mem_addr = 32'hx;
|
assign out_mem_addr = 32'hx;
|
assign mem_writeMask = 4'h0;
|
assign mem_writeMask = 4'h0;
|
|
|
assign interrupt_ack = 1'b0;
|
assign interrupt_ack = interrupt;
|
assign break_o = 1'b0;
|
assign break_o = 1'b0;
|
assign zpu_status = 64'h0;
|
assign zpu_status = 64'h0;
|
|
|
endmodule
|
endmodule
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.