OpenCores
URL https://opencores.org/ocsvn/pss/pss/trunk

Subversion Repositories pss

[/] [pss/] [trunk/] [pss/] [hdl/] [pss_soc_top.v] - Diff between revs 5 and 9

Only display areas with differences | Details | Blame | View Log

Rev 5 Rev 9
/*
/*
 PSS
 PSS
 
 
 Copyright (c) 2016 Alexander Antonov <153287@niuitmo.ru>
 Copyright (c) 2016 Alexander Antonov <153287@niuitmo.ru>
 All rights reserved.
 All rights reserved.
 
 
 Version 0.99
 Version 0.99
 
 
 The FreeBSD license
 The FreeBSD license
 
 
 Redistribution and use in source and binary forms, with or without
 Redistribution and use in source and binary forms, with or without
 modification, are permitted provided that the following conditions
 modification, are permitted provided that the following conditions
 are met:
 are met:
 
 
 1. Redistributions of source code must retain the above copyright
 1. Redistributions of source code must retain the above copyright
    notice, this list of conditions and the following disclaimer.
    notice, this list of conditions and the following disclaimer.
 2. Redistributions in binary form must reproduce the above
 2. Redistributions in binary form must reproduce the above
    copyright notice, this list of conditions and the following
    copyright notice, this list of conditions and the following
    disclaimer in the documentation and/or other materials
    disclaimer in the documentation and/or other materials
    provided with the distribution.
    provided with the distribution.
 
 
 THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY
 THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY
 EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
 THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
 PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 PSS PROJECT OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
 PSS PROJECT OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
 INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
 ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
*/
 
 
 
 
module pss_soc_top
module pss_soc_top
(
(
        input clk_i, rst_i,
        input clk_i, rst_i,
 
 
        input rx_i,
        input rx_i,
        output tx_o,
        output tx_o,
 
 
        input ext_int_i,
        input ext_int_i,
 
 
        input  [7:0] SW,
        input  [7:0] SW,
        output reg [7:0] LED
        output reg [7:0] LED
);
);
 
 
wire sync_reset;
wire sync_reset;
 
 
wire uc_bus_enb;
wire uc_bus_enb;
wire uc_bus_we;
wire uc_bus_we;
wire [31:0] uc_bus_addr;
wire [31:0] uc_bus_addr;
wire [31:0] uc_bus_wdata;
wire [31:0] uc_bus_wdata;
reg [31:0] uc_bus_rdata;
reg [31:0] uc_bus_rdata;
reg uc_bus_resp;
reg uc_bus_resp;
 
 
wire ext_int;
wire ext_int;
debouncer debouncer
debouncer debouncer
(
(
        .clk_i(clk_i),
        .clk_i(clk_i),
        .rst_i(rst_i),
        .rst_i(rst_i),
 
 
        .in_i(ext_int_i),
        .in_i(ext_int_i),
        .out_o(ext_int)
        .out_o(ext_int)
);
);
 
 
wire [3:0] interrupts;
wire [3:0] interrupts;
assign interrupts = {3'h0, ext_int};
assign interrupts = {3'h0, ext_int};
 
 
pss
pss
#(
#(
        .CPU_PRESENT(1),
        .CPU_PRESENT(1),
        .CPU_RESET_DEFAULT(0),
        .CPU_RESET_DEFAULT(0),
        .A31_DEFAULT(1),
        .A31_DEFAULT(1),
        .MEM_DATA("D:/Research/Computer_Science/Projects/Practice/zpu/pss/pss/SW/onboard/Heartbeat/Heartbeat.hex"),
        .MEM_DATA("<path_to_svn>/pss/trunk/pss/SW/onboard/Heartbeat/Heartbeat.hex"),
        .MEM_SIZE_KB(8)
        .MEM_SIZE_KB(8)
)
)
PSS
PSS
(
(
        .clk_i(clk_i),
        .clk_i(clk_i),
        .arst_i(rst_i),
        .arst_i(rst_i),
        .srst_i(0),
        .srst_i(0),
        .srst_o(sync_reset),
        .srst_o(sync_reset),
 
 
        .rx_i(rx_i),
        .rx_i(rx_i),
        .tx_o(tx_o),
        .tx_o(tx_o),
 
 
        .INT_bi(interrupts),
        .INT_bi(interrupts),
 
 
        .xport_req_o(uc_bus_enb),
        .xport_req_o(uc_bus_enb),
        .xport_ack_i(1'b1),
        .xport_ack_i(1'b1),
        .xport_err_i(1'b0),
        .xport_err_i(1'b0),
        .xport_we_o(uc_bus_we),
        .xport_we_o(uc_bus_we),
        .xport_addr_bo(uc_bus_addr),
        .xport_addr_bo(uc_bus_addr),
        .xport_wdata_bo(uc_bus_wdata),
        .xport_wdata_bo(uc_bus_wdata),
        .xport_resp_i(uc_bus_resp),
        .xport_resp_i(uc_bus_resp),
        .xport_rdata_bi(uc_bus_rdata)
        .xport_rdata_bi(uc_bus_rdata)
);
);
 
 
always @(posedge clk_i)
always @(posedge clk_i)
        begin
        begin
        if (rst_i) uc_bus_rdata <= 32'h0;
        if (rst_i) uc_bus_rdata <= 32'h0;
        else if (uc_bus_addr == 32'h8A000000) uc_bus_rdata <= SW;
        else if (uc_bus_addr == 32'h8A000000) uc_bus_rdata <= SW;
        else uc_bus_rdata <= uc_bus_addr;
        else uc_bus_rdata <= uc_bus_addr;
        end
        end
 
 
always @(posedge clk_i)
always @(posedge clk_i)
        begin
        begin
        if (rst_i)
        if (rst_i)
                uc_bus_resp <= 1'b0;
                uc_bus_resp <= 1'b0;
        else if ( (uc_bus_enb == 1'b1) && (uc_bus_we == 1'b0) )
        else if ( (uc_bus_enb == 1'b1) && (uc_bus_we == 1'b0) )
                uc_bus_resp <= 1'b1;
                uc_bus_resp <= 1'b1;
        else
        else
                uc_bus_resp <= 1'b0;
                uc_bus_resp <= 1'b0;
        end
        end
 
 
always @(posedge clk_i)
always @(posedge clk_i)
        begin
        begin
        if (sync_reset)
        if (sync_reset)
                LED <= 8'hAA;
                LED <= 8'hAA;
        else if (uc_bus_we)
        else if (uc_bus_we)
                LED <= uc_bus_wdata;
                LED <= uc_bus_wdata;
        end
        end
 
 
//assign uc_bus_rdata = uc_bus_addr;
//assign uc_bus_rdata = uc_bus_addr;
 
 
endmodule
endmodule
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.