URL
https://opencores.org/ocsvn/quark/quark/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 3 |
Rev 10 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Quantum
|
Quantum
|
label
|
label
|
|
|
clock
|
clock
|
clock
|
clock
|
|
|
|
|
reset
|
reset
|
reset
|
reset
|
|
|
|
|
gpio1[7:0]
|
gpio1[7:0]
|
gpio1[7:0]
|
gpio1[7:0]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
|
|
ControlUnit
|
ControlUnit
|
label
|
label
|
|
|
BusDataIn[0:7]
|
BusDataIn[0:7]
|
BusDataIn[0:7]
|
BusDataIn[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
WritePC
|
WritePC
|
WritePC
|
WritePC
|
|
|
|
|
IncrementPC
|
IncrementPC
|
IncrementPC
|
IncrementPC
|
|
|
|
|
REGA[0:7]
|
REGA[0:7]
|
REGA[0:7]
|
REGA[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
REGB[0:7]
|
REGB[0:7]
|
REGB[0:7]
|
REGB[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
REGC[0:7]
|
REGC[0:7]
|
REGC[0:7]
|
REGC[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
REGX[0:7]
|
REGX[0:7]
|
REGX[0:7]
|
REGX[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
REGY[0:7]
|
REGY[0:7]
|
REGY[0:7]
|
REGY[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
REGZ[0:7]
|
REGZ[0:7]
|
REGZ[0:7]
|
REGZ[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
FetchTemporalReg1[0:7]
|
FetchTemporalReg1[0:7]
|
FetchTemporalReg1[0:7]
|
FetchTemporalReg1[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
FetchTemporalReg2[0:7]
|
FetchTemporalReg2[0:7]
|
FetchTemporalReg2[0:7]
|
FetchTemporalReg2[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
FetchTemporalReg3[0:7]
|
FetchTemporalReg3[0:7]
|
FetchTemporalReg3[0:7]
|
FetchTemporalReg3[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
FetchState[0:7]
|
FetchState[0:7]
|
FetchState[0:7]
|
FetchState[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
NumberOfBytesToRead[0:1]
|
NumberOfBytesToRead[0:1]
|
NumberOfBytesToRead[0:1]
|
NumberOfBytesToRead[0:1]
|
|
|
|
|
CounterOfBytesToRead[0:1]
|
CounterOfBytesToRead[0:1]
|
CounterOfBytesToRead[0:1]
|
CounterOfBytesToRead[0:1]
|
|
|
|
|
Opcode[0:7]
|
Opcode[0:7]
|
Opcode[0:7]
|
Opcode[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
InstExecuteState[0:7]
|
InstExecuteState[0:7]
|
InstExecuteState[0:7]
|
InstExecuteState[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
AluInputData[0:7]
|
AluInputData[0:7]
|
AluInputData[0:7]
|
AluInputData[0:7]
|
|
|
|
|
PCIsNotLocked
|
PCIsNotLocked
|
PCIsNotLocked
|
PCIsNotLocked
|
|
|
|
|
DecodeState[0:7]
|
DecodeState[0:7]
|
DecodeState[0:7]
|
DecodeState[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
DecodeIsBusy
|
DecodeIsBusy
|
DecodeIsBusy
|
DecodeIsBusy
|
|
|
|
|
RequestDecode
|
RequestDecode
|
RequestDecode
|
RequestDecode
|
|
|
|
|
ExecuteIsBusy
|
ExecuteIsBusy
|
ExecuteIsBusy
|
ExecuteIsBusy
|
|
|
|
|
ExecuteCode[0:15]
|
ExecuteCode[0:15]
|
ExecuteCode[0:15]
|
ExecuteCode[0:15]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
RequestExecute
|
RequestExecute
|
RequestExecute
|
RequestExecute
|
|
|
|
|
LockPC
|
LockPC
|
LockPC
|
LockPC
|
|
|
|
|
PCIsNotLocked
|
PCIsNotLocked
|
PCIsNotLocked
|
PCIsNotLocked
|
|
|
|
|
RequestUnlockPC
|
RequestUnlockPC
|
RequestUnlockPC
|
RequestUnlockPC
|
|
|
|
|
InstExecuteState[0:7]
|
InstExecuteState[0:7]
|
InstExecuteState[0:7]
|
InstExecuteState[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
AluInput1[0:7]
|
AluInput1[0:7]
|
AluInput1[0:7]
|
AluInput1[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
AluInput2[0:7]
|
AluInput2[0:7]
|
AluInput2[0:7]
|
AluInput2[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
|
|
PCUnit
|
PCUnit
|
label
|
label
|
|
|
TemporalPC[0:7]
|
TemporalPC[0:7]
|
TemporalPC[0:7]
|
TemporalPC[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
ProgramCounter[0:7]
|
ProgramCounter[0:7]
|
ProgramCounter[0:7]
|
ProgramCounter[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
DataWrite[0:7]
|
DataWrite[0:7]
|
DataWrite[0:7]
|
DataWrite[0:7]
|
|
|
|
|
WritePC
|
WritePC
|
WritePC
|
WritePC
|
|
|
|
|
IncrementPC
|
IncrementPC
|
IncrementPC
|
IncrementPC
|
|
|
|
|
|
|
RomUnit
|
RomUnit
|
label
|
label
|
|
|
address[7:0]
|
address[7:0]
|
address[7:0]
|
address[7:0]
|
|
|
|
|
datain[7:0]
|
datain[7:0]
|
datain[7:0]
|
datain[7:0]
|
|
|
|
|
dataout[7:0]
|
dataout[7:0]
|
dataout[7:0]
|
dataout[7:0]
|
|
|
|
|
writeenable
|
writeenable
|
writeenable
|
writeenable
|
|
|
|
|
|
|
ALU
|
ALU
|
label
|
label
|
|
|
AluInput2[0:7]
|
AluInput2[0:7]
|
AluInput2[0:7]
|
AluInput2[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
AluInput1[0:7]
|
AluInput1[0:7]
|
AluInput1[0:7]
|
AluInput1[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
AluInstruction[0:7]
|
AluInstruction[0:7]
|
AluInstruction[0:7]
|
AluInstruction[0:7]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
AluResult[0:15]
|
AluResult[0:15]
|
AluResult[0:15]
|
AluResult[0:15]
|
HEXRADIX
|
HEXRADIX
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.