OpenCores
URL https://opencores.org/ocsvn/raptor64/raptor64/trunk

Subversion Repositories raptor64

[/] [raptor64/] [trunk/] [rtl/] [verilog/] [Raptor64_set.v] - Diff between revs 31 and 41

Only display areas with differences | Details | Blame | View Log

Rev 31 Rev 41
`include "Raptor64_opcodes.v"
`include "Raptor64_opcodes.v"
`timescale 1ns / 1ps
`timescale 1ns / 1ps
//=============================================================================
//=============================================================================
//        __
//        __
//   \\__/ o\    (C) 2012  Robert Finch
//   \\__/ o\    (C) 2012  Robert Finch
//    \  __ /    All rights reserved.
//    \  __ /    All rights reserved.
//     \/_//     robfinch<remove>@opencores.org
//     \/_//     robfinch<remove>@opencores.org
//       ||
//       ||
//  
//  
//      Raptor64_set.v
//      Raptor64_set.v
//  - set datapath operations
//  - set datapath operations
//
//
//  
//  
// This source file is free software: you can redistribute it and/or modify 
// This source file is free software: you can redistribute it and/or modify 
// it under the terms of the GNU Lesser General Public License as published 
// it under the terms of the GNU Lesser General Public License as published 
// by the Free Software Foundation, either version 3 of the License, or     
// by the Free Software Foundation, either version 3 of the License, or     
// (at your option) any later version.                                      
// (at your option) any later version.                                      
//                                                                          
//                                                                          
// This source file is distributed in the hope that it will be useful,      
// This source file is distributed in the hope that it will be useful,      
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
// GNU General Public License for more details.                             
// GNU General Public License for more details.                             
//                                                                          
//                                                                          
// You should have received a copy of the GNU General Public License        
// You should have received a copy of the GNU General Public License        
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
//                                                                          
//                                                                          
//
//
//=============================================================================
//=============================================================================
//
//
module Raptor64_set(xIR, a, b, imm, o);
module Raptor64_set(xIR, a, b, imm, o);
input [41:0] xIR;
input [31:0] xIR;
input [63:0] a;
input [63:0] a;
input [63:0] b;
input [63:0] b;
input [63:0] imm;
input [63:0] imm;
output [63:0] o;
output [63:0] o;
reg [63:0] o;
reg [63:0] o;
 
 
wire [6:0] xOpcode = xIR[41:35];
wire [6:0] xOpcode = xIR[31:25];
wire [6:0] xFunc = xIR[6:0];
wire [5:0] xFunc = xIR[5:0];
 
 
wire eqi = a==imm;
wire eqi = a==imm;
wire lti = $signed(a) < $signed(imm);
wire lti = $signed(a) < $signed(imm);
wire ltui = a < imm;
wire ltui = a < imm;
wire eq = a==b;
wire eq = a==b;
wire lt = $signed(a) < $signed(b);
wire lt = $signed(a) < $signed(b);
wire ltu = a < b;
wire ltu = a < b;
 
 
always @(xOpcode,xFunc,eq,lt,ltu,eqi,lti,ltui)
always @(xOpcode,xFunc,eq,lt,ltu,eqi,lti,ltui)
case (xOpcode)
case (xOpcode)
`RR:
`RR:
        case(xFunc)
        case(xFunc)
        `SEQ:   o = eq;
        `SEQ:   o = eq;
        `SNE:   o = !eq;
        `SNE:   o = !eq;
        `SLT:   o = lt;
        `SLT:   o = lt;
        `SLE:   o = lt|eq;
        `SLE:   o = lt|eq;
        `SGT:   o = !(lt|eq);
        `SGT:   o = !(lt|eq);
        `SGE:   o = !lt;
        `SGE:   o = !lt;
        `SLTU:  o = ltu;
        `SLTU:  o = ltu;
        `SLEU:  o = ltu|eq;
        `SLEU:  o = ltu|eq;
        `SGTU:  o = !(ltu|eq);
        `SGTU:  o = !(ltu|eq);
        `SGEU:  o = !ltu;
        `SGEU:  o = !ltu;
        default:        o = 64'd0;
        default:        o = 64'd0;
        endcase
        endcase
`SEQI:  o = eqi;
`SEQI:  o = eqi;
`SNEI:  o = !eqi;
`SNEI:  o = !eqi;
`SLTI:  o = lti;
`SLTI:  o = lti;
`SLEI:  o = lti|eqi;
`SLEI:  o = lti|eqi;
`SGTI:  o = !(lti|eqi);
`SGTI:  o = !(lti|eqi);
`SGEI:  o = !lti;
`SGEI:  o = !lti;
`SLTUI: o = ltui;
`SLTUI: o = ltui;
`SLEUI: o = ltui|eqi;
`SLEUI: o = ltui|eqi;
`SGTUI: o = !(ltui|eqi);
`SGTUI: o = !(ltui|eqi);
`SGEUI: o = !ltui;
`SGEUI: o = !ltui;
default:        o = 64'd0;
default:        o = 64'd0;
endcase
endcase
 
 
endmodule
endmodule
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.