URL
https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 2 |
Rev 4 |
/**
|
/**
|
* @file
|
* @file
|
* @copyright Copyright 2016 GNSS Sensor Ltd. All right reserved.
|
* @copyright Copyright 2016 GNSS Sensor Ltd. All right reserved.
|
* @author Sergey Khabarov - sergeykhbr@gmail.com
|
* @author Sergey Khabarov - sergeykhbr@gmail.com
|
* @brief Simulator of the FPGA board with Ethernet UDP/EDCL interface.
|
* @brief Simulator of the FPGA board with Ethernet UDP/EDCL interface.
|
*/
|
*/
|
|
|
#include "api_core.h"
|
#include "api_core.h"
|
#include "boardsim.h"
|
#include "boardsim.h"
|
|
|
namespace debugger {
|
namespace debugger {
|
|
|
BoardSim::BoardSim(const char *name) : IService(name) {
|
BoardSim::BoardSim(const char *name) : IService(name) {
|
registerInterface(static_cast<IBoardSim *>(this));
|
registerInterface(static_cast<IBoardSim *>(this));
|
}
|
}
|
|
|
void BoardSim::postinitService() {
|
void BoardSim::postinitService() {
|
}
|
}
|
|
|
} // namespace debugger
|
} // namespace debugger
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.