/*
|
/*
|
* Simply RISC S1 Core Top-Level
|
* Simply RISC S1 Core Top-Level
|
*
|
*
|
* (C) 2007 Simply RISC LLP
|
* (C) 2007 Simply RISC LLP
|
* AUTHOR: Fabrizio Fazzino <fabrizio.fazzino@srisc.com>
|
* AUTHOR: Fabrizio Fazzino <fabrizio.fazzino@srisc.com>
|
*
|
*
|
* LICENSE:
|
* LICENSE:
|
* This is a Free Hardware Design; you can redistribute it and/or
|
* This is a Free Hardware Design; you can redistribute it and/or
|
* modify it under the terms of the GNU General Public License
|
* modify it under the terms of the GNU General Public License
|
* version 2 as published by the Free Software Foundation.
|
* version 2 as published by the Free Software Foundation.
|
* The above named program is distributed in the hope that it will
|
* The above named program is distributed in the hope that it will
|
* be useful, but WITHOUT ANY WARRANTY; without even the implied
|
* be useful, but WITHOUT ANY WARRANTY; without even the implied
|
* warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
* warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
* See the GNU General Public License for more details.
|
* See the GNU General Public License for more details.
|
*
|
*
|
* DESCRIPTION:
|
* DESCRIPTION:
|
* This block implements the top-level of the S1 Core.
|
* This block implements the top-level of the S1 Core.
|
* It is just a schematic with four instances:
|
* It is just a schematic with four instances:
|
* 1) one single SPARC Core of the OpenSPARC T1;
|
* 1) one single SPARC Core of the OpenSPARC T1;
|
* 2) a SPARC Core to Wishbone Master bridge;
|
* 2) a SPARC Core to Wishbone Master bridge;
|
* 3) a Reset Controller;
|
* 3) a Reset Controller;
|
* 4) an Interrupt Controller.
|
* 4) an Interrupt Controller.
|
*
|
*
|
*/
|
*/
|
|
|
`include "s1_defs.h"
|
`include "s1_defs.h"
|
|
|
module s1_top (
|
module s1_top (
|
sys_clock_i, sys_reset_i, sys_irq_i,
|
sys_clock_i, sys_reset_i, sys_irq_i,
|
wbm_ack_i, wbm_data_i,
|
wbm_ack_i, wbm_data_i,
|
wbm_cycle_o, wbm_strobe_o, wbm_we_o, wbm_addr_o, wbm_data_o, wbm_sel_o
|
wbm_cycle_o, wbm_strobe_o, wbm_we_o, wbm_addr_o, wbm_data_o, wbm_sel_o
|
);
|
);
|
|
|
/*
|
/*
|
* Inputs
|
* Inputs
|
*/
|
*/
|
|
|
// System inputs
|
// System inputs
|
input sys_clock_i; // System Clock
|
input sys_clock_i; // System Clock
|
input sys_reset_i; // System Reset
|
input sys_reset_i; // System Reset
|
input[63:0] sys_irq_i; // Interrupt Requests
|
input[63:0] sys_irq_i; // Interrupt Requests
|
|
|
// Wishbone Interconnect Master Interface inputs
|
// Wishbone Interconnect Master Interface inputs
|
input wbm_ack_i; // Ack
|
input wbm_ack_i; // Ack
|
input[(`WB_DATA_WIDTH-1):0] wbm_data_i; // Data In
|
input[(`WB_DATA_WIDTH-1):0] wbm_data_i; // Data In
|
|
|
/*
|
/*
|
* Outputs
|
* Outputs
|
*/
|
*/
|
|
|
// Wishbone Interconnect Master Interface outputs
|
// Wishbone Interconnect Master Interface outputs
|
output wbm_cycle_o; // Cycle Start
|
output wbm_cycle_o; // Cycle Start
|
output wbm_strobe_o; // Strobe Request
|
output wbm_strobe_o; // Strobe Request
|
output wbm_we_o; // Write Enable
|
output wbm_we_o; // Write Enable
|
output[`WB_ADDR_WIDTH-1:0] wbm_addr_o; // Address Bus
|
output[`WB_ADDR_WIDTH-1:0] wbm_addr_o; // Address Bus
|
output[`WB_DATA_WIDTH-1:0] wbm_data_o; // Data Out
|
output[`WB_DATA_WIDTH-1:0] wbm_data_o; // Data Out
|
output[`WB_DATA_WIDTH/8-1:0] wbm_sel_o; // Select Output
|
output[`WB_DATA_WIDTH/8-1:0] wbm_sel_o; // Select Output
|
|
|
/*
|
/*
|
* Wires
|
* Wires
|
*/
|
*/
|
|
|
// Wires connected to SPARC Core outputs
|
// Wires connected to SPARC Core outputs
|
|
|
// pcx
|
// pcx
|
wire [4:0] spc_pcx_req_pq; // processor to pcx request
|
wire [4:0] spc_pcx_req_pq; // processor to pcx request
|
wire spc_pcx_atom_pq; // processor to pcx atomic request
|
wire spc_pcx_atom_pq; // processor to pcx atomic request
|
wire [`PCX_WIDTH-1:0] spc_pcx_data_pa; // processor to pcx packet
|
wire [`PCX_WIDTH-1:0] spc_pcx_data_pa; // processor to pcx packet
|
|
|
// shadow scan
|
// shadow scan
|
wire spc_sscan_so; // From ifu of sparc_ifu.v
|
wire spc_sscan_so; // From ifu of sparc_ifu.v
|
wire spc_scanout0; // From test_stub of test_stub_bist.v
|
wire spc_scanout0; // From test_stub of test_stub_bist.v
|
wire spc_scanout1; // From test_stub of test_stub_bist.v
|
wire spc_scanout1; // From test_stub of test_stub_bist.v
|
|
|
// bist
|
// bist
|
wire tst_ctu_mbist_done; // From test_stub of test_stub_two_bist.v
|
wire tst_ctu_mbist_done; // From test_stub of test_stub_two_bist.v
|
wire tst_ctu_mbist_fail; // From test_stub of test_stub_two_bist.v
|
wire tst_ctu_mbist_fail; // From test_stub of test_stub_two_bist.v
|
|
|
// fuse
|
// fuse
|
wire spc_efc_ifuse_data; // From ifu of sparc_ifu.v
|
wire spc_efc_ifuse_data; // From ifu of sparc_ifu.v
|
wire spc_efc_dfuse_data; // From ifu of sparc_ifu.v
|
wire spc_efc_dfuse_data; // From ifu of sparc_ifu.v
|
|
|
// Wires connected to SPARC Core inputs
|
// Wires connected to SPARC Core inputs
|
|
|
// cpx interface
|
// cpx interface
|
wire [4:0] pcx_spc_grant_px; // pcx to processor grant info
|
wire [4:0] pcx_spc_grant_px; // pcx to processor grant info
|
wire cpx_spc_data_rdy_cx2; // cpx data inflight to sparc
|
wire cpx_spc_data_rdy_cx2; // cpx data inflight to sparc
|
wire [`CPX_WIDTH-1:0] cpx_spc_data_cx2; // cpx to sparc data packet
|
wire [`CPX_WIDTH-1:0] cpx_spc_data_cx2; // cpx to sparc data packet
|
wire wbm_spc_stall; // Stall requests
|
wire wbm_spc_stall; // Stall requests
|
wire wbm_spc_resume; // Resume requests
|
wire wbm_spc_resume; // Resume requests
|
|
|
wire [3:0] const_cpuid;
|
wire [3:0] const_cpuid;
|
wire [7:0] const_maskid; // To ifu of sparc_ifu.v
|
wire [7:0] const_maskid; // To ifu of sparc_ifu.v
|
|
|
// sscan
|
// sscan
|
wire ctu_tck; // To ifu of sparc_ifu.v
|
wire ctu_tck; // To ifu of sparc_ifu.v
|
wire ctu_sscan_se; // To ifu of sparc_ifu.v
|
wire ctu_sscan_se; // To ifu of sparc_ifu.v
|
wire ctu_sscan_snap; // To ifu of sparc_ifu.v
|
wire ctu_sscan_snap; // To ifu of sparc_ifu.v
|
wire [3:0] ctu_sscan_tid; // To ifu of sparc_ifu.v
|
wire [3:0] ctu_sscan_tid; // To ifu of sparc_ifu.v
|
|
|
// bist
|
// bist
|
wire ctu_tst_mbist_enable; // To test_stub of test_stub_bist.v
|
wire ctu_tst_mbist_enable; // To test_stub of test_stub_bist.v
|
|
|
// efuse
|
// efuse
|
wire efc_spc_fuse_clk1;
|
wire efc_spc_fuse_clk1;
|
wire efc_spc_fuse_clk2;
|
wire efc_spc_fuse_clk2;
|
wire efc_spc_ifuse_ashift;
|
wire efc_spc_ifuse_ashift;
|
wire efc_spc_ifuse_dshift;
|
wire efc_spc_ifuse_dshift;
|
wire efc_spc_ifuse_data;
|
wire efc_spc_ifuse_data;
|
wire efc_spc_dfuse_ashift;
|
wire efc_spc_dfuse_ashift;
|
wire efc_spc_dfuse_dshift;
|
wire efc_spc_dfuse_dshift;
|
wire efc_spc_dfuse_data;
|
wire efc_spc_dfuse_data;
|
|
|
// scan and macro test
|
// scan and macro test
|
wire ctu_tst_macrotest; // To test_stub of test_stub_bist.v
|
wire ctu_tst_macrotest; // To test_stub of test_stub_bist.v
|
wire ctu_tst_scan_disable; // To test_stub of test_stub_bist.v
|
wire ctu_tst_scan_disable; // To test_stub of test_stub_bist.v
|
wire ctu_tst_short_chain; // To test_stub of test_stub_bist.v
|
wire ctu_tst_short_chain; // To test_stub of test_stub_bist.v
|
wire global_shift_enable; // To test_stub of test_stub_two_bist.v
|
wire global_shift_enable; // To test_stub of test_stub_two_bist.v
|
wire ctu_tst_scanmode; // To test_stub of test_stub_two_bist.v
|
wire ctu_tst_scanmode; // To test_stub of test_stub_two_bist.v
|
wire spc_scanin0;
|
wire spc_scanin0;
|
wire spc_scanin1;
|
wire spc_scanin1;
|
|
|
// clk
|
// clk
|
wire cluster_cken; // To spc_hdr of cluster_header.v
|
wire cluster_cken; // To spc_hdr of cluster_header.v
|
wire gclk; // To spc_hdr of cluster_header.v
|
wire gclk; // To spc_hdr of cluster_header.v
|
|
|
// reset
|
// reset
|
wire cmp_grst_l;
|
wire cmp_grst_l;
|
wire cmp_arst_l;
|
wire cmp_arst_l;
|
wire ctu_tst_pre_grst_l; // To test_stub of test_stub_bist.v
|
wire ctu_tst_pre_grst_l; // To test_stub of test_stub_bist.v
|
|
|
wire adbginit_l; // To spc_hdr of cluster_header.v
|
wire adbginit_l; // To spc_hdr of cluster_header.v
|
wire gdbginit_l; // To spc_hdr of cluster_header.v
|
wire gdbginit_l; // To spc_hdr of cluster_header.v
|
|
|
// Reset signal from the reset controller to the bridge
|
// Reset signal from the reset controller to the bridge
|
wire sys_reset_final;
|
wire sys_reset_final;
|
|
|
// Interrupt Source from the interrupt controller to the bridge
|
// Interrupt Source from the interrupt controller to the bridge
|
wire[5:0] sys_interrupt_source;
|
wire[5:0] sys_interrupt_source;
|
|
|
/*
|
/*
|
* SPARC Core module instance
|
* SPARC Core module instance
|
*/
|
*/
|
|
|
sparc sparc_0 (
|
sparc sparc_0 (
|
|
|
// Wires connected to SPARC Core outputs
|
// Wires connected to SPARC Core outputs
|
.spc_pcx_req_pq(spc_pcx_req_pq),
|
.spc_pcx_req_pq(spc_pcx_req_pq),
|
.spc_pcx_atom_pq(spc_pcx_atom_pq),
|
.spc_pcx_atom_pq(spc_pcx_atom_pq),
|
.spc_pcx_data_pa(spc_pcx_data_pa),
|
.spc_pcx_data_pa(spc_pcx_data_pa),
|
.spc_sscan_so(spc_sscan_so),
|
.spc_sscan_so(spc_sscan_so),
|
.spc_scanout0(spc_scanout0),
|
.spc_scanout0(spc_scanout0),
|
.spc_scanout1(spc_scanout1),
|
.spc_scanout1(spc_scanout1),
|
.tst_ctu_mbist_done(tst_ctu_mbist_done),
|
.tst_ctu_mbist_done(tst_ctu_mbist_done),
|
.tst_ctu_mbist_fail(tst_ctu_mbist_fail),
|
.tst_ctu_mbist_fail(tst_ctu_mbist_fail),
|
.spc_efc_ifuse_data(spc_efc_ifuse_data),
|
.spc_efc_ifuse_data(spc_efc_ifuse_data),
|
.spc_efc_dfuse_data(spc_efc_dfuse_data),
|
.spc_efc_dfuse_data(spc_efc_dfuse_data),
|
|
|
// Wires connected to SPARC Core inputs
|
// Wires connected to SPARC Core inputs
|
.pcx_spc_grant_px(pcx_spc_grant_px),
|
.pcx_spc_grant_px(pcx_spc_grant_px),
|
.cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2),
|
.cpx_spc_data_rdy_cx2(cpx_spc_data_rdy_cx2),
|
.cpx_spc_data_cx2(cpx_spc_data_cx2),
|
.cpx_spc_data_cx2(cpx_spc_data_cx2),
|
.wbm_spc_stall(wbm_spc_stall),
|
.wbm_spc_stall(wbm_spc_stall),
|
.wbm_spc_resume(wbm_spc_resume),
|
.wbm_spc_resume(wbm_spc_resume),
|
.const_cpuid(const_cpuid),
|
.const_cpuid(const_cpuid),
|
.const_maskid(const_maskid),
|
.const_maskid(const_maskid),
|
.ctu_tck(ctu_tck),
|
.ctu_tck(ctu_tck),
|
.ctu_sscan_se(ctu_sscan_se),
|
.ctu_sscan_se(ctu_sscan_se),
|
.ctu_sscan_snap(ctu_sscan_snap),
|
.ctu_sscan_snap(ctu_sscan_snap),
|
.ctu_sscan_tid(ctu_sscan_tid),
|
.ctu_sscan_tid(ctu_sscan_tid),
|
.ctu_tst_mbist_enable(ctu_tst_mbist_enable),
|
.ctu_tst_mbist_enable(ctu_tst_mbist_enable),
|
.efc_spc_fuse_clk1(efc_spc_fuse_clk1),
|
.efc_spc_fuse_clk1(efc_spc_fuse_clk1),
|
.efc_spc_fuse_clk2(efc_spc_fuse_clk2),
|
.efc_spc_fuse_clk2(efc_spc_fuse_clk2),
|
.efc_spc_ifuse_ashift(efc_spc_ifuse_ashift),
|
.efc_spc_ifuse_ashift(efc_spc_ifuse_ashift),
|
.efc_spc_ifuse_dshift(efc_spc_ifuse_dshift),
|
.efc_spc_ifuse_dshift(efc_spc_ifuse_dshift),
|
.efc_spc_ifuse_data(efc_spc_ifuse_data),
|
.efc_spc_ifuse_data(efc_spc_ifuse_data),
|
.efc_spc_dfuse_ashift(efc_spc_dfuse_ashift),
|
.efc_spc_dfuse_ashift(efc_spc_dfuse_ashift),
|
.efc_spc_dfuse_dshift(efc_spc_dfuse_dshift),
|
.efc_spc_dfuse_dshift(efc_spc_dfuse_dshift),
|
.efc_spc_dfuse_data(efc_spc_dfuse_data),
|
.efc_spc_dfuse_data(efc_spc_dfuse_data),
|
.ctu_tst_macrotest(ctu_tst_macrotest),
|
.ctu_tst_macrotest(ctu_tst_macrotest),
|
.ctu_tst_scan_disable(ctu_tst_scan_disable),
|
.ctu_tst_scan_disable(ctu_tst_scan_disable),
|
.ctu_tst_short_chain(ctu_tst_short_chain),
|
.ctu_tst_short_chain(ctu_tst_short_chain),
|
.global_shift_enable(global_shift_enable),
|
.global_shift_enable(global_shift_enable),
|
.ctu_tst_scanmode(ctu_tst_scanmode),
|
.ctu_tst_scanmode(ctu_tst_scanmode),
|
.spc_scanin0(spc_scanin0),
|
.spc_scanin0(spc_scanin0),
|
.spc_scanin1(spc_scanin1),
|
.spc_scanin1(spc_scanin1),
|
.cluster_cken(cluster_cken),
|
.cluster_cken(cluster_cken),
|
.gclk(gclk),
|
.gclk(gclk),
|
.cmp_grst_l(cmp_grst_l),
|
.cmp_grst_l(cmp_grst_l),
|
.cmp_arst_l(cmp_arst_l),
|
.cmp_arst_l(cmp_arst_l),
|
.ctu_tst_pre_grst_l(ctu_tst_pre_grst_l),
|
.ctu_tst_pre_grst_l(ctu_tst_pre_grst_l),
|
.adbginit_l(adbginit_l),
|
.adbginit_l(adbginit_l),
|
.gdbginit_l(gdbginit_l)
|
.gdbginit_l(gdbginit_l)
|
|
|
);
|
);
|
|
|
/*
|
/*
|
* SPARC Core to Wishbone Master bridge
|
* SPARC Core to Wishbone Master bridge
|
*/
|
*/
|
|
|
spc2wbm spc2wbm_0 (
|
spc2wbm spc2wbm_0 (
|
|
|
// Top-level system inputs
|
// Top-level system inputs
|
.sys_clock_i(sys_clock_i),
|
.sys_clock_i(sys_clock_i),
|
.sys_reset_i(sys_reset_final),
|
.sys_reset_i(sys_reset_final),
|
.sys_interrupt_source_i(sys_interrupt_source),
|
.sys_interrupt_source_i(sys_interrupt_source),
|
|
|
// Bridge inputs connected to SPARC Core outputs
|
// Bridge inputs connected to SPARC Core outputs
|
.spc_req_i(spc_pcx_req_pq),
|
.spc_req_i(spc_pcx_req_pq),
|
.spc_atom_i(spc_pcx_atom_pq),
|
.spc_atom_i(spc_pcx_atom_pq),
|
.spc_packetout_i(spc_pcx_data_pa),
|
.spc_packetout_i(spc_pcx_data_pa),
|
|
|
// Bridge outputs connected to SPARC Core inputs
|
// Bridge outputs connected to SPARC Core inputs
|
.spc_grant_o(pcx_spc_grant_px),
|
.spc_grant_o(pcx_spc_grant_px),
|
.spc_ready_o(cpx_spc_data_rdy_cx2),
|
.spc_ready_o(cpx_spc_data_rdy_cx2),
|
.spc_packetin_o(cpx_spc_data_cx2),
|
.spc_packetin_o(cpx_spc_data_cx2),
|
.spc_stall_o(wbm_spc_stall),
|
.spc_stall_o(wbm_spc_stall),
|
.spc_resume_o(wbm_spc_resume),
|
.spc_resume_o(wbm_spc_resume),
|
|
|
// Top-level Wishbone Interconnect inputs
|
// Top-level Wishbone Interconnect inputs
|
.wbm_ack_i(wbm_ack_i),
|
.wbm_ack_i(wbm_ack_i),
|
.wbm_data_i(wbm_data_i),
|
.wbm_data_i(wbm_data_i),
|
|
|
// Top-level Wishbone Interconnect outputs
|
// Top-level Wishbone Interconnect outputs
|
.wbm_cycle_o(wbm_cycle_o),
|
.wbm_cycle_o(wbm_cycle_o),
|
.wbm_strobe_o(wbm_strobe_o),
|
.wbm_strobe_o(wbm_strobe_o),
|
.wbm_we_o(wbm_we_o),
|
.wbm_we_o(wbm_we_o),
|
.wbm_addr_o(wbm_addr_o),
|
.wbm_addr_o(wbm_addr_o),
|
.wbm_data_o(wbm_data_o),
|
.wbm_data_o(wbm_data_o),
|
.wbm_sel_o(wbm_sel_o)
|
.wbm_sel_o(wbm_sel_o)
|
|
|
);
|
);
|
|
|
/*
|
/*
|
* Reset Controller
|
* Reset Controller
|
*/
|
*/
|
|
|
rst_ctrl rst_ctrl_0 (
|
rst_ctrl rst_ctrl_0 (
|
|
|
// Top-level system inputs
|
// Top-level system inputs
|
.sys_clock_i(sys_clock_i),
|
.sys_clock_i(sys_clock_i),
|
.sys_reset_i(sys_reset_i),
|
.sys_reset_i(sys_reset_i),
|
|
|
// Reset Controller outputs connected to SPARC Core inputs
|
// Reset Controller outputs connected to SPARC Core inputs
|
.cluster_cken_o(cluster_cken),
|
.cluster_cken_o(cluster_cken),
|
.gclk_o(gclk),
|
.gclk_o(gclk),
|
.cmp_grst_o(cmp_grst_l),
|
.cmp_grst_o(cmp_grst_l),
|
.cmp_arst_o(cmp_arst_l),
|
.cmp_arst_o(cmp_arst_l),
|
.ctu_tst_pre_grst_o(ctu_tst_pre_grst_l),
|
.ctu_tst_pre_grst_o(ctu_tst_pre_grst_l),
|
.adbginit_o(adbginit_l),
|
.adbginit_o(adbginit_l),
|
.gdbginit_o(gdbginit_l),
|
.gdbginit_o(gdbginit_l),
|
.sys_reset_final_o(sys_reset_final)
|
.sys_reset_final_o(sys_reset_final)
|
|
|
);
|
);
|
|
|
/*
|
/*
|
* Interrupt Controller
|
* Interrupt Controller
|
*/
|
*/
|
|
|
int_ctrl int_ctrl_0 (
|
int_ctrl int_ctrl_0 (
|
|
|
// Top-level system inputs
|
// Top-level system inputs
|
.sys_clock_i(sys_clock_i),
|
.sys_clock_i(sys_clock_i),
|
.sys_reset_i(sys_reset_final),
|
.sys_reset_i(sys_reset_final),
|
.sys_irq_i(sys_irq_i),
|
.sys_irq_i(sys_irq_i),
|
|
|
// Interrupt Controller outputs connected to bridge inputs
|
// Interrupt Controller outputs connected to bridge inputs
|
.sys_interrupt_source_o(sys_interrupt_source)
|
.sys_interrupt_source_o(sys_interrupt_source)
|
|
|
);
|
);
|
|
|
/*
|
/*
|
* Continuous assignments
|
* Continuous assignments
|
*/
|
*/
|
|
|
assign const_cpuid = 4'h0;
|
assign const_cpuid = 4'h0;
|
assign const_maskid = 8'h20;
|
assign const_maskid = 8'h20;
|
|
|
// sscan
|
// sscan
|
assign ctu_tck = 1'b0;
|
assign ctu_tck = 1'b0;
|
assign ctu_sscan_se = 1'b0;
|
assign ctu_sscan_se = 1'b0;
|
assign ctu_sscan_snap = 1'b0;
|
assign ctu_sscan_snap = 1'b0;
|
assign ctu_sscan_tid = 4'h1;
|
assign ctu_sscan_tid = 4'h1;
|
|
|
// bist
|
// bist
|
assign ctu_tst_mbist_enable = 1'b0;
|
assign ctu_tst_mbist_enable = 1'b0;
|
|
|
// efuse
|
// efuse
|
assign efc_spc_fuse_clk1 = 1'b0; // Activity
|
assign efc_spc_fuse_clk1 = 1'b0; // Activity
|
assign efc_spc_fuse_clk2 = 1'b0; // Activity
|
assign efc_spc_fuse_clk2 = 1'b0; // Activity
|
assign efc_spc_ifuse_ashift = 1'b0;
|
assign efc_spc_ifuse_ashift = 1'b0;
|
assign efc_spc_ifuse_dshift = 1'b0;
|
assign efc_spc_ifuse_dshift = 1'b0;
|
assign efc_spc_ifuse_data = 1'b0; // Activity
|
assign efc_spc_ifuse_data = 1'b0; // Activity
|
assign efc_spc_dfuse_ashift = 1'b0;
|
assign efc_spc_dfuse_ashift = 1'b0;
|
assign efc_spc_dfuse_dshift = 1'b0;
|
assign efc_spc_dfuse_dshift = 1'b0;
|
assign efc_spc_dfuse_data = 1'b0; // Activity
|
assign efc_spc_dfuse_data = 1'b0; // Activity
|
|
|
// scan and macro test
|
// scan and macro test
|
assign ctu_tst_macrotest = 1'b0;
|
assign ctu_tst_macrotest = 1'b0;
|
assign ctu_tst_scan_disable = 1'b0;
|
assign ctu_tst_scan_disable = 1'b0;
|
assign ctu_tst_short_chain = 1'b0;
|
assign ctu_tst_short_chain = 1'b0;
|
assign global_shift_enable = 1'b0;
|
assign global_shift_enable = 1'b0;
|
assign ctu_tst_scanmode = 1'b0;
|
assign ctu_tst_scanmode = 1'b0;
|
assign spc_scanin0 = 1'b0;
|
assign spc_scanin0 = 1'b0;
|
assign spc_scanin1 = 1'b0;
|
assign spc_scanin1 = 1'b0;
|
|
|
/*
|
/*
|
|
|
The following signals are handled by the Reset Controller:
|
The following signals are handled by the Reset Controller:
|
|
|
// clk
|
// clk
|
assign cluster_cken = ...;
|
assign cluster_cken = ...;
|
assign gclk = ...;
|
assign gclk = ...;
|
|
|
// reset
|
// reset
|
assign cmp_grst_l = ...;
|
assign cmp_grst_l = ...;
|
assign cmp_arst_l = ...;
|
assign cmp_arst_l = ...;
|
assign ctu_tst_pre_grst_l = ...;
|
assign ctu_tst_pre_grst_l = ...;
|
|
|
assign adbginit_l = ...;
|
assign adbginit_l = ...;
|
assign gdbginit_l = ...;
|
assign gdbginit_l = ...;
|
|
|
*/
|
*/
|
|
|
endmodule
|
endmodule
|
|
|