|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
|
%%%% %%%%
|
|
%%%% WISHBONE SD Card Controller IP Core %%%%
|
|
%%%% %%%%
|
|
%%%% introduction.tex %%%%
|
|
%%%% %%%%
|
|
%%%% This file is part of the WISHBONE SD Card %%%%
|
|
%%%% Controller IP Core project %%%%
|
|
%%%% http://opencores.org/project,sd_card_controller %%%%
|
|
%%%% %%%%
|
|
%%%% Description %%%%
|
|
%%%% documentation 'Introduction' chapter %%%%
|
|
%%%% %%%%
|
|
%%%% Author(s): %%%%
|
|
%%%% - Marek Czerski, ma.czerski@gmail.com %%%%
|
|
%%%% %%%%
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
|
%%%% %%%%
|
|
%%%% Copyright (C) 2013 Authors %%%%
|
|
%%%% %%%%
|
|
%%%% This source file may be used and distributed without %%%%
|
|
%%%% restriction provided that this copyright statement is not %%%%
|
|
%%%% removed from the file and that any derivative work contains %%%%
|
|
%%%% the original copyright notice and the associated disclaimer. %%%%
|
|
%%%% %%%%
|
|
%%%% This source file is free software; you can redistribute it %%%%
|
|
%%%% and/or modify it under the terms of the GNU Lesser General %%%%
|
|
%%%% Public License as published by the Free Software Foundation; %%%%
|
|
%%%% either version 2.1 of the License, or (at your option) any %%%%
|
|
%%%% later version. %%%%
|
|
%%%% %%%%
|
|
%%%% This source is distributed in the hope that it will be %%%%
|
|
%%%% useful, but WITHOUT ANY WARRANTY; without even the implied %%%%
|
|
%%%% warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR %%%%
|
|
%%%% PURPOSE. See the GNU Lesser General Public License for more %%%%
|
|
%%%% details. %%%%
|
|
%%%% %%%%
|
|
%%%% You should have received a copy of the GNU Lesser General %%%%
|
|
%%%% Public License along with this source; if not, download it %%%%
|
|
%%%% from http://www.opencores.org/lgpl.shtml %%%%
|
|
%%%% %%%%
|
|
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
|
\section{Introduction}
|
\section{Introduction}
|
\label{sec:introduction}
|
\label{sec:introduction}
|
|
|
This document descripes the multimedia card (MMC) / secure digital (SD) card controller ip core - \textit{Wishbone SD Card Controller IP Core}.
|
This document descripes the multimedia card (MMC) / secure digital (SD) card controller ip core - \textit{Wishbone SD Card Controller IP Core}.
|
|
|
\subsection{Purpose of the IP core}
|
\subsection{Purpose of the IP core}
|
\label{sec:purpose}
|
\label{sec:purpose}
|
|
|
The \textit{Wishbone SD Card Controller IP Core} is MMC/SD communication controller designed to be used in System-on-Chip (img. \ref{img:ip_core}).
|
The \textit{Wishbone SD Card Controller IP Core} is MMC/SD communication controller designed to be used in System-on-Chip (img. \ref{img:ip_core}).
|
IP core provides simple interface for any MCU with Wishbone bus. The communication between the MMC/SD card controller and MMC/SD card
|
IP core provides simple interface for any MCU with Wishbone bus. The communication between the MMC/SD card controller and MMC/SD card
|
is performed according to the MMC/SD protocol.
|
is performed according to the MMC/SD protocol.
|
|
|
\begin{figure}[H]
|
\begin{figure}[H]
|
\centering
|
\centering
|
\includegraphics[width=11cm]{../bin/ip_core.png}
|
\includegraphics[width=11cm]{../bin/ip_core.png}
|
% ip_core.png: 384x469 pixel, 96dpi, 10.16x12.41 cm, bb=
|
% ip_core.png: 384x469 pixel, 96dpi, 10.16x12.41 cm, bb=
|
\caption{SoC with SD Card IP core}
|
\caption{SoC with SD Card IP core}
|
\label{img:ip_core}
|
\label{img:ip_core}
|
\end{figure}
|
\end{figure}
|
|
|
\subsection{Features}
|
\subsection{Features}
|
\label{sec:fetures}
|
\label{sec:fetures}
|
The MMC/SD card controller provides following features:
|
The MMC/SD card controller provides following features:
|
|
|
\begin{itemize}
|
\begin{itemize}
|
\item 1- or 4-bit MMC/SD mode (does not support SPI mode),
|
\item 1- or 4-bit MMC/SD mode (does not support SPI mode),
|
\item 32-bit Wishbone interface,
|
\item 32-bit Wishbone interface,
|
\item DMA engine for data transfers,
|
\item DMA engine for data transfers,
|
\item Interrupt generation on completion of data and command transactions,
|
\item Interrupt generation on completion of data and command transactions,
|
\item Configurable data transfer block size,
|
\item Configurable data transfer block size,
|
\item Support for any command code (including multiple data block tranfser),
|
\item Support for any command code (including multiple data block tranfser),
|
\item Support for R1, R1b, R2(136-bit), R3, R6 and R7 responses.
|
\item Support for R1, R1b, R2(136-bit), R3, R6 and R7 responses.
|
\end{itemize}
|
\end{itemize}
|
|
|