URL
https://opencores.org/ocsvn/sgmii/sgmii/trunk
[/] [sgmii/] [trunk/] [src/] [SGMIIDefs.v] - Diff between revs 2 and 3
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 2 |
Rev 3 |
`define cSystemClkPeriod 8
|
`define cSystemClkPeriod 8
|
|
|
`define cXmitCONFIG 3'b010
|
`define cXmitCONFIG 3'b010
|
`define cXmitIDLE 3'b001
|
`define cXmitIDLE 3'b001
|
`define cXmitDATA 3'b100
|
`define cXmitDATA 3'b100
|
|
|
`define D0_0 8'h00
|
`define D0_0 8'h00
|
`define D21_5 8'hB5
|
`define D21_5 8'hB5
|
`define D2_2 8'h42
|
`define D2_2 8'h42
|
`define D5_6 8'hC5
|
`define D5_6 8'hC5
|
`define D16_2 8'h50
|
`define D16_2 8'h50
|
`define K28_5 8'hBC
|
`define K28_5 8'hBC
|
`define K23_7 8'hF7 //R/
|
`define K23_7 8'hF7 //R/
|
`define K27_7 8'hFB //S/
|
`define K27_7 8'hFB //S/
|
`define K29_7 8'hFD //T/
|
`define K29_7 8'hFD //T/
|
`define K30_7 8'hFE //V/
|
`define K30_7 8'hFE //V/
|
|
|
`define cReg4Default 16'h0000
|
`define cReg4Default 16'h0000
|
`define cReg0Default 16'h0000
|
`define cReg0Default 16'h0000
|
`define cRegXDefault 16'h0000
|
`define cRegXDefault 16'h0000
|
`define cRegLinkTimerDefault (10_000_000/8)
|
`define cRegLinkTimerDefault (10_000_000/8)
|
No newline at end of file
|
No newline at end of file
|
|
|
|
`define cLcAbility_FD 16'h0020
|
|
`define cLcAbility_HD 16'h0040
|
|
`define cLcAbility_PS1 16'h0080
|
|
`define cLcAbility_PS2 16'h0100
|
|
`define cLcAbility_RF1 16'h1000
|
|
`define cLcAbility_RF2 16'h2000
|
|
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.