URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 133 |
Rev 134 |
|
|
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
fpgas
|
fpgas
|
Nexys2_T6502
|
Nexys2_T6502
|
core default
|
core default
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
elab_verilog
|
|
102.1
|
|
none
|
|
:*Simulation:*
|
|
./tools/verilog/elab_verilog
|
|
|
|
|
|
configuration
|
|
core
|
|
|
|
|
|
dest_dir
|
|
io_ports
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_verilog
|
gen_verilog
|
104.0
|
104.0
|
none
|
none
|
common
|
common
|
./tools/verilog/gen_verilog
|
./tools/verilog/gen_verilog
|
|
|
|
|
destination
|
destination
|
top.T6502
|
Nexys2_T6502_core
|
|
|
|
|
dest_dir
|
|
../verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-common
|
|
|
|
|
|
|
|
|
|
../verilog/top.jabc
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
|
../verilog/top.gpio
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
|
|
|
../verilog/top.rs_uart
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
../verilog
|
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
../verilog/common/top.T6502
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hierarchical
|
Hierarchical:*Simulation:*
|
|
|
|
|
spirit:library="fpgas"
|
spirit:library="fpgas"
|
spirit:name="Nexys2_T6502"
|
spirit:name="Nexys2_T6502"
|
spirit:version="core.design"/>
|
spirit:version="core.design"/>
|
|
|
|
|
|
|
|
|
Core
|
Core:*Simulation:*
|
|
|
|
|
|
|
spirit:library="Nexys2"
|
spirit:library="Nexys2"
|
spirit:name="fpga"
|
spirit:name="fpga"
|
spirit:version="core"/>
|
spirit:version="core"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
verilog
|
verilog:*Simulation:*
|
|
|
|
|
spirit:library="Testbench"
|
spirit:library="Testbench"
|
spirit:name="toolflow"
|
spirit:name="toolflow"
|
spirit:version="verilog"/>
|
spirit:version="verilog"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
commoncommon
|
commoncommon
|
Verilog
|
Verilog
|
|
|
|
|
fs-common
|
fs-common
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
sim:*Simulation:*
|
Verilog
|
Verilog
|
|
|
|
|
fs-sim
|
fs-sim
|
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
syn:*Synthesis:*
|
Verilog
|
Verilog
|
|
|
|
|
fs-sim
|
fs-sim
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-common
|
|
|
|
|
|
|
|
|
|
../verilog/top.jabc
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
|
../verilog/top.gpio
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
|
|
|
../verilog/top.rs_uart
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
../verilog
|
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
../verilog/copyright
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
../verilog/common/Nexys2_T6502_core
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.