URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 133 |
Rev 135 |
|
|
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
opencores.org
|
opencores.org
|
fpgas
|
fpgas
|
Nexys2_T6502
|
Nexys2_T6502
|
fpga.design
|
fpga.design
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
core
|
core
|
|
|
|
|
RAM_WORDS
|
RAM_WORDS
|
RAM_ADD
|
RAM_ADD
|
ROM_WORDS
|
ROM_WORDS
|
ROM_ADD
|
ROM_ADD
|
PROG_ROM_WORDS
|
PROG_ROM_WORDS
|
PROG_ROM_ADD
|
PROG_ROM_ADD
|
VEC_TABLE
|
VEC_TABLE
|
UART_PRESCALE
|
UART_PRESCALE
|
UART_PRE_SIZE
|
UART_PRE_SIZE
|
UART_DIV
|
UART_DIV
|
JTAG_USER1_WIDTH
|
JTAG_USER1_WIDTH
|
JTAG_USER1_RESET
|
JTAG_USER1_RESET
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.