URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 133 |
Rev 134 |
|
|
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
io
|
io
|
io_uart
|
io_uart
|
tx default
|
tx default
|
|
|
|
|
|
|
|
|
|
|
slave_clk
|
slave_clk
|
|
|
|
|
|
|
|
|
|
|
clk
|
clk
|
clk
|
clk
|
|
|
|
|
|
|
|
|
|
|
slave_reset
|
slave_reset
|
|
|
|
|
|
|
|
|
|
|
reset
|
reset
|
reset
|
reset
|
|
|
|
|
|
|
|
|
|
|
|
|
mb
|
mb
|
|
|
|
|
little
|
little
|
8
|
8
|
|
|
|
|
|
|
rdata
|
rdata
|
|
|
rdata
|
rdata
|
wire
|
wire
|
70
|
70
|
|
|
|
|
|
|
|
|
addr
|
addr
|
|
|
addr
|
addr
|
30
|
30
|
|
|
|
|
|
|
|
|
wdata
|
wdata
|
|
|
wdata
|
wdata
|
70
|
70
|
|
|
|
|
|
|
|
|
|
|
rd
|
rd
|
|
|
rd
|
rd
|
|
|
|
|
|
|
|
|
wr
|
wr
|
|
|
wr
|
wr
|
|
|
|
|
|
|
|
|
cs
|
cs
|
|
|
cs
|
cs
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
elab_verilog
|
|
102.1
|
|
none
|
|
:*Simulation:*
|
|
./tools/verilog/elab_verilog
|
|
|
|
|
|
dest_dir
|
|
io_ports
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_registers
|
gen_registers
|
102.1
|
102.1
|
common
|
common
|
none
|
none
|
./tools/regtool/gen_registers
|
./tools/regtool/gen_registers
|
|
|
|
|
bus_intf
|
bus_intf
|
mb
|
mb
|
|
|
|
|
dest_dir
|
dest_dir
|
../verilog
|
../verilog
|
|
|
|
|
|
|
|
|
|
|
gen_verilog
|
gen_verilog
|
104.0
|
104.0
|
none
|
none
|
common
|
common
|
./tools/verilog/gen_verilog
|
./tools/verilog/gen_verilog
|
|
|
|
|
destination
|
destination
|
top.tx
|
io_uart_tx
|
|
|
|
|
dest_dir
|
|
../verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-common
|
fs-common
|
|
|
|
|
|
|
../verilog/top.body
|
../verilog/top.body
|
verilogSourcefragment
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
fs-sim
|
|
|
|
|
|
|
../verilog/copyright.v
|
../verilog/copyright.v
|
verilogSourceinclude
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
../verilog/common/top.tx
|
../verilog/common/io_uart_tx
|
verilogSourcemodule
|
verilogSourcemodule
|
|
|
|
|
|
|
mb
|
mb
|
../verilog/io_uart_tx_mb
|
../verilog/io_uart_tx_mb
|
verilogSourcemodule
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hierarchical
|
Hierarchical
|
|
|
|
|
spirit:library="io"
|
spirit:library="io"
|
spirit:name="io_uart"
|
spirit:name="io_uart"
|
spirit:version="tx.design"/>
|
spirit:version="tx.design"/>
|
|
|
|
|
|
|
|
|
verilog
|
verilog
|
|
|
|
|
spirit:library="Testbench"
|
spirit:library="Testbench"
|
spirit:name="toolflow"
|
spirit:name="toolflow"
|
spirit:version="verilog"/>
|
spirit:version="verilog"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
commoncommon
|
commoncommon
|
Verilog
|
Verilog
|
|
|
|
|
fs-common
|
fs-common
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
sim:*Simulation:*
|
Verilog
|
Verilog
|
|
|
|
|
fs-sim
|
fs-sim
|
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
syn:*Synthesis:*
|
Verilog
|
Verilog
|
|
|
|
|
fs-sim
|
fs-sim
|
|
|
|
|
|
|
|
|
|
|
|
|
doc
|
doc
|
|
|
|
|
spirit:library="Testbench"
|
spirit:library="Testbench"
|
spirit:name="toolflow"
|
spirit:name="toolflow"
|
spirit:version="documentation"/>
|
spirit:version="documentation"/>
|
|
|
:*Documentation:*
|
:*Documentation:*
|
Verilog
|
Verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PRESCALE5'b01100
|
PRESCALE5'b01100
|
PRE_SIZE5
|
PRE_SIZE5
|
DIV0
|
DIV0
|
TX_FIFO_SIZE3
|
TX_FIFO_SIZE3
|
TX_FIFO_WORDS8
|
TX_FIFO_WORDS8
|
|
|
|
|
|
|
|
|
|
|
|
|
enable
|
enable
|
wire
|
wire
|
in
|
in
|
|
|
|
|
|
|
|
|
cts_pad_in
|
cts_pad_in
|
wire
|
wire
|
in
|
in
|
|
|
|
|
rts_pad_out
|
rts_pad_out
|
wire
|
wire
|
out
|
out
|
|
|
|
|
rx_irq
|
rx_irq
|
reg
|
reg
|
out
|
out
|
|
|
|
|
tx_irq
|
tx_irq
|
reg
|
reg
|
out
|
out
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mb
|
mb
|
8
|
8
|
|
|
mb
|
mb
|
0x00
|
0x00
|
|
|
|
|
mb_microbus
|
mb_microbus
|
0x10
|
0x10
|
8
|
8
|
|
|
|
|
|
|
xmit_data
|
xmit_data
|
0x0
|
0x0
|
8
|
8
|
write-only
|
write-only
|
|
|
|
|
|
|
rcv_data
|
rcv_data
|
0x2
|
0x2
|
8
|
8
|
read-only
|
read-only
|
|
|
|
|
|
|
|
|
cntrl
|
cntrl
|
0x4
|
0x4
|
8
|
8
|
read-write
|
read-write
|
|
|
|
|
|
|
status
|
status
|
0x6
|
0x6
|
8
|
8
|
read-only
|
read-only
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.