URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 134 |
Rev 135 |
|
|
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
|
|
|
opencores.org
|
opencores.org
|
logic
|
logic
|
micro_bus
|
micro_bus
|
|
|
|
|
2
|
2
|
_
|
_
|
_
|
_
|
_
|
_
|
VARIANT
|
VARIANT
|
|
|
|
|
|
|
|
TestBenches
|
|
sim
|
|
testbenches
|
|
testbench
|
|
version
|
|
|
|
|
|
Fpgas
|
|
syn
|
|
ise
|
|
chip
|
|
variant
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/doc
|
/doc
|
|
|
|
|
|
|
|
|
|
|
|
|
default
|
default
|
def
|
def
|
|
|
ADD16
|
ADD16
|
CH0_BITS4
|
CH0_BITS4
|
CH0_MATCH4'h0
|
CH0_MATCH4'h0
|
CH1_BITS4
|
CH1_BITS4
|
CH1_MATCH4'h0
|
CH1_MATCH4'h0
|
CH2_BITS4
|
CH2_BITS4
|
CH2_MATCH4'h0
|
CH2_MATCH4'h0
|
CH3_BITS4
|
CH3_BITS4
|
CH3_MATCH4'h0
|
CH3_MATCH4'h0
|
CH4_BITS4
|
CH4_BITS4
|
CH4_MATCH4'h0
|
CH4_MATCH4'h0
|
CH5_BITS4
|
CH5_BITS4
|
CH5_MATCH4'h0
|
CH5_MATCH4'h0
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
exp_default
|
exp_default
|
exp5
|
exp5
|
exp6
|
exp6
|
exp9
|
exp9
|
|
|
SLA_ADD_WIDTH8
|
SLA_ADD_WIDTH8
|
SLA_DATA_WIDTH16
|
SLA_DATA_WIDTH16
|
MAS_ADD_WIDTH4
|
MAS_ADD_WIDTH4
|
MAS_DATA_WIDTH8
|
MAS_DATA_WIDTH8
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
micro_bus/sim
|
micro_bus/sim
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
micro_bus_def_tb
|
micro_bus_def_tb
|
def_tb
|
def_tb
|
default
|
default
|
|
|
PERIOD40
|
PERIOD40
|
TIMEOUT100000
|
TIMEOUT100000
|
|
|
|
|
|
|
micro_bus_defTB.test.dut
|
micro_bus_defTB.test.dut
|
|
|
|
|
|
|
icaruscoverage
|
icaruscoverage
|
|
|
|
|
|
|
|
|
|
|
micro_bus
|
micro_bus
|
micro_bus_def_lint
|
micro_bus_def_lint
|
def_lint
|
def_lint
|
default
|
default
|
|
|
rtl_check
|
rtl_check
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
default
|
default
|
micro_bus_def_lint
|
micro_bus_def_lint
|
|
|
ADD16
|
ADD16
|
CH0_BITS4
|
CH0_BITS4
|
CH0_MATCH4'h0
|
CH0_MATCH4'h0
|
CH1_BITS4
|
CH1_BITS4
|
CH1_MATCH4'h2
|
CH1_MATCH4'h2
|
CH2_BITS8
|
CH2_BITS8
|
CH2_MATCH8'h03
|
CH2_MATCH8'h03
|
CH3_BITS2
|
CH3_BITS2
|
CH3_MATCH2'b10
|
CH3_MATCH2'b10
|
CH4_BITS4
|
CH4_BITS4
|
CH4_MATCH4'h9
|
CH4_MATCH4'h9
|
CH5_BITS4
|
CH5_BITS4
|
CH5_MATCH4'hf
|
CH5_MATCH4'hf
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
default
|
default
|
micro_bus_def_tb
|
micro_bus_def_tb
|
|
|
ADD16
|
ADD16
|
CH0_BITS4
|
CH0_BITS4
|
CH0_MATCH4'h0
|
CH0_MATCH4'h0
|
CH1_BITS4
|
CH1_BITS4
|
CH1_MATCH4'h2
|
CH1_MATCH4'h2
|
CH2_BITS4
|
CH2_BITS4
|
CH2_MATCH4'h3
|
CH2_MATCH4'h3
|
CH3_BITS4
|
CH3_BITS4
|
CH3_MATCH4'h8
|
CH3_MATCH4'h8
|
CH4_BITS4
|
CH4_BITS4
|
CH4_MATCH4'h9
|
CH4_MATCH4'h9
|
CH5_BITS4
|
CH5_BITS4
|
CH5_MATCH4'hf
|
CH5_MATCH4'hf
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.