OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [micro_bus/] [sim/] [testbenches/] [xml/] [micro_bus_def_duth.design.xml] - Diff between revs 133 and 134

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 133 Rev 134
-->
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
opencores.org
opencores.org
logic
logic
micro_bus
micro_bus
def_duth.design
def_duth.design
addr_in
addr_in
clk
clk
data_addr
data_addr
data_be
data_be
data_cs
data_cs
data_rd
data_rd
data_rdata
data_rdata
data_wdata
data_wdata
data_wr
data_wr
enable
enable
ext_mem_addr
ext_mem_addr
ext_mem_cs
ext_mem_cs
ext_mem_rd
ext_mem_rd
ext_mem_rdata
ext_mem_rdata
ext_mem_wait
ext_mem_wait
ext_mem_wdata
ext_mem_wdata
ext_mem_wr
ext_mem_wr
io_reg_addr
io_reg_addr
 
 
 
 
io_reg_cs
io_reg_cs
io_reg_rd
io_reg_rd
io_reg_rdata
io_reg_rdata
io_reg_wait
io_reg_wait
io_reg_wdata
io_reg_wdata
io_reg_wr
io_reg_wr
mem_addr
mem_addr
mem_cs
mem_cs
mem_rd
mem_rd
mem_rdata
mem_rdata
mem_wait
mem_wait
mem_wdata
mem_wdata
mem_wr
mem_wr
prog_rom_mem_addr
prog_rom_mem_addr
prog_rom_mem_cs
prog_rom_mem_cs
prog_rom_mem_rd
prog_rom_mem_rd
prog_rom_mem_rdata
prog_rom_mem_rdata
prog_rom_mem_wdata
prog_rom_mem_wdata
prog_rom_mem_wr
prog_rom_mem_wr
rd_in
rd_in
rdata_out
rdata_out
reset
reset
sh_prog_rom_mem_addr
sh_prog_rom_mem_addr
sh_prog_rom_mem_cs
sh_prog_rom_mem_cs
sh_prog_rom_mem_rd
sh_prog_rom_mem_rd
sh_prog_rom_mem_rdata
sh_prog_rom_mem_rdata
sh_prog_rom_mem_wdata
sh_prog_rom_mem_wdata
sh_prog_rom_mem_wr
sh_prog_rom_mem_wr
wdata_in
wdata_in
wr_in
wr_in
dut
dut
 
 
 
 ADD
 
 CH0_BITS
 
 CH0_MATCH
 
 CH1_BITS
 
 CH1_MATCH
 
 CH2_BITS
 
 CH2_MATCH
 
 CH3_BITS
 
 CH3_MATCH
 
 CH4_BITS
 
 CH4_MATCH
 
 CH5_BITS
 
 CH5_MATCH
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.