OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [componentCfg.xml] - Diff between revs 131 and 134

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 131 Rev 134
-->
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
opencores.org
opencores.org
wishbone
wishbone
wb_uart16550
wb_uart16550
2
2
_
_
_
_
_
_
VARIANT
VARIANT
/doc
/doc
    
    
          
          
            default
            default
 
            def
 
            def_tb
 
            def_lint
 
            
 
            PRESCALER_PRESET16'h1234
 
            WB_ADDR_WIDTH8
 
            WB_DATA_WIDTH8
 
           
 
          
 
 
 
          
 
            bus16
 
            bus16_lit
 
            bus16_lit_tb
 
            bus16_lit_lint
 
            bus16_big
 
            bus16_big_tb
 
            bus16_big_lint
            
            
            PRESCALER_PRESET16'h1234
            PRESCALER_PRESET16'h1234
 
            WB_ADDR_WIDTH8
 
            WB_DATA_WIDTH16
 
            WB_BYTE_LANES2
           
           
          
          
 
 
 
          
 
            bus32
 
            bus32_lit
 
            bus32_lit_tb
 
            bus32_lit_lint
 
            bus32_big
 
            bus32_big_tb
 
            bus32_big_lint
 
            
 
            PRESCALER_PRESET16'h1234
 
            WB_ADDR_WIDTH8
 
            WB_DATA_WIDTH32
 
            WB_BYTE_LANES4
 
           
 
          
    
    
wb_uart16550/sim
wb_uart16550/sim
wb_uart16550_def_tb
wb_uart16550_def_tb
def_tb
def_tb
    PERIOD40
    PERIOD40
    TIMEOUT100000
    TIMEOUT100000
root.dutwb
root.dutwb
  
  
  wb_uart16550_def
  wb_uart16550_def
  TB.test.dut
  TB.test.dut
  
  
  icaruscoverage
  icaruscoverage
wb_uart16550_bus16_lit_tb
wb_uart16550_bus16_lit_tb
bus16_lit_tb
bus16_lit_tb
    PERIOD40
    PERIOD40
    TIMEOUT100000
    TIMEOUT100000
root.dutwb
root.dutwb
  
  
  wb_uart16550_bus16_lit
  wb_uart16550_bus16_lit
  TB.test.dut
  TB.test.dut
  
  
  icaruscoverage
  icaruscoverage
wb_uart16550_bus16_big_tb
wb_uart16550_bus16_big_tb
bus16_big_tb
bus16_big_tb
    PERIOD40
    PERIOD40
    TIMEOUT100000
    TIMEOUT100000
root.dutwb
root.dutwb
  
  
  wb_uart16550_bus16_big
  wb_uart16550_bus16_big
  TB.test.dut
  TB.test.dut
  
  
  icaruscoverage
  icaruscoverage
wb_uart16550_bus32_lit_tb
wb_uart16550_bus32_lit_tb
bus32_lit_tb
bus32_lit_tb
    PERIOD40
    PERIOD40
    TIMEOUT100000
    TIMEOUT100000
root.dutwb
root.dutwb
  
  
  wb_uart16550_bus32_lit
  wb_uart16550_bus32_lit
  TB.test.dut
  TB.test.dut
  
  
  icaruscoverage
  icaruscoverage
wb_uart16550_bus32_big_tb
wb_uart16550_bus32_big_tb
bus32_big_tb
bus32_big_tb
    PERIOD40
    PERIOD40
    TIMEOUT100000
    TIMEOUT100000
root.dutwb
root.dutwb
  
  
  wb_uart16550_bus32_big
  wb_uart16550_bus32_big
  TB.test.dut
  TB.test.dut
  
  
  icaruscoverage
  icaruscoverage
wb_uart16550_def_lint
wb_uart16550_def_lint
def_lint
def_lint
  rtl_check
  rtl_check
wb_uart16550_bus16_lit_lint
wb_uart16550_bus16_lit_lint
bus16_lit_lint
bus16_lit_lint
  rtl_check
  rtl_check
wb_uart16550_bus16_big_lint
wb_uart16550_bus16_big_lint
bus16_big_lint
bus16_big_lint
  rtl_check
  rtl_check
wb_uart16550_bus32_lit_lint
wb_uart16550_bus32_lit_lint
bus32_lit_lint
bus32_lit_lint
  rtl_check
  rtl_check
wb_uart16550_bus32_big_lint
wb_uart16550_bus32_big_lint
bus32_big_lint
bus32_big_lint
  rtl_check
  rtl_check
default
default
wb_uart16550_def_lint
wb_uart16550_def_lint
default
default
bus16_lit_default
bus16_lit_default
wb_uart16550_bus16_lit_lint
wb_uart16550_bus16_lit_lint
default
default
bus16_big_default
bus16_big_default
wb_uart16550_bus16_big_lint
wb_uart16550_bus16_big_lint
default
default
bus32_lit_default
bus32_lit_default
wb_uart16550_bus32_lit_lint
wb_uart16550_bus32_lit_lint
default
default
bus32_big_default
bus32_big_default
wb_uart16550_bus32_big_lint
wb_uart16550_bus32_big_lint
default
default
default
default
wb_uart16550_def_tb
wb_uart16550_def_tb
default
default
bus16_lit_default
bus16_lit_default
wb_uart16550_bus16_lit_tb
wb_uart16550_bus16_lit_tb
default
bus16
 
 
bus16_big_default
bus16_big_default
wb_uart16550_bus16_big_tb
wb_uart16550_bus16_big_tb
default
bus16
 
 
bus32_lit_default
bus32_lit_default
wb_uart16550_bus32_lit_tb
wb_uart16550_bus32_lit_tb
default
bus32
 
 
bus32_big_default
bus32_big_default
wb_uart16550_bus32_big_tb
wb_uart16550_bus32_big_tb
default
bus32
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.