OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [Testbench/] [toolflows/] [toolflow/] [xml/] [rtl_check.xml] - Diff between revs 131 and 134

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 131 Rev 134
-->
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
opencores.org
opencores.org
Testbench
Testbench
toolflow
toolflow
rtl_check
rtl_check
  gen_filelists
  gen_filelists
  104.0
  104.0
  none
  none
  
  
    :*Lint:*
    :*Lint:*
  
  
  ./tools/sys/gen_child_filelist
  ./tools/sys/gen_child_filelist
    
    
    
    
      top
      top
    
    
    
    
      top_file
      top_file
      ./TestBench
      ./TestBench
    
    
  
  
  gen_verilog
  gen_verilog
  104.0
  104.0
  none
  none
  :*Lint:*
  :*Lint:*
  ./tools/verilog/gen_verilog
  ./tools/verilog/gen_verilog
  
  
    
 
      dest_dir
 
      ../verilog
 
    
 
    
 
      top
 
    
 
  
  
  gen_verilogLib_lint
  gen_verilogLib_lint
  105.0
  105.0
  none
  none
  :*Lint:*
  :*Lint:*
  ./tools/verilog/gen_verilogLib
  ./tools/verilog/gen_verilogLib
    
    
    
    
      dest_dir
 
      ../views
 
    
 
    
 
      view
      view
      lint
      lint
    
    
  
  
   
   
      fs-lint
      fs-lint
      
      
        dest_dir
        dest_dir
        ../views/lint/
        ../views/lint/
        verilogSource
        verilogSource
        libraryDir
        libraryDir
      
      
   
   
       
       
              
              
              lint
              lint
              :*Lint:*
              :*Lint:*
              Verilog
              Verilog
              
              
              fs-lint
              fs-lint
              
              
      
      
clk
clk
  wire
  wire
  in
  in
reset
reset
  wire
  wire
  in
  in
STOP
STOP
  wire
  wire
  out
  out
BAD
BAD
  wire
  wire
  out
  out
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.