#
|
#
|
# AUTO-GENERATED FILE: Do not edit ! ! !
|
# AUTO-GENERATED FILE: Do not edit ! ! !
|
#
|
#
|
|
|
set ::GLOBAL_hps_sdram_p0_corename "hps_sdram_p0"
|
set ::GLOBAL_hps_sdram_p0_corename "hps_sdram_p0"
|
set ::GLOBAL_hps_sdram_p0_io_standard "SSTL-15"
|
set ::GLOBAL_hps_sdram_p0_io_standard "SSTL-15"
|
set ::GLOBAL_hps_sdram_p0_io_interface_type "HPAD"
|
set ::GLOBAL_hps_sdram_p0_io_interface_type "HPAD"
|
set ::GLOBAL_hps_sdram_p0_io_standard_differential "1.5-V SSTL"
|
set ::GLOBAL_hps_sdram_p0_io_standard_differential "1.5-V SSTL"
|
set ::GLOBAL_hps_sdram_p0_io_standard_cmos "1.5V"
|
set ::GLOBAL_hps_sdram_p0_io_standard_cmos "1.5V"
|
set ::GLOBAL_hps_sdram_p0_number_of_dqs_groups 1
|
set ::GLOBAL_hps_sdram_p0_number_of_dqs_groups 1
|
set ::GLOBAL_hps_sdram_p0_dqs_group_size 8
|
set ::GLOBAL_hps_sdram_p0_dqs_group_size 8
|
set ::GLOBAL_hps_sdram_p0_number_of_ck_pins 1
|
set ::GLOBAL_hps_sdram_p0_number_of_ck_pins 1
|
set ::GLOBAL_hps_sdram_p0_number_of_dm_pins 1
|
set ::GLOBAL_hps_sdram_p0_number_of_dm_pins 1
|
set ::GLOBAL_hps_sdram_p0_dqs_delay_chain_length 0
|
set ::GLOBAL_hps_sdram_p0_dqs_delay_chain_length 0
|
set ::GLOBAL_hps_sdram_p0_uniphy_temp_ver_code 72938332
|
set ::GLOBAL_hps_sdram_p0_uniphy_temp_ver_code 2076965391
|
# PLL Parameters
|
# PLL Parameters
|
|
|
#USER W A R N I N G !
|
#USER W A R N I N G !
|
#USER The PLL parameters are statically defined in this
|
#USER The PLL parameters are statically defined in this
|
#USER file at generation time!
|
#USER file at generation time!
|
#USER To ensure timing constraints and timing reports are correct, when you make
|
#USER To ensure timing constraints and timing reports are correct, when you make
|
#USER any changes to the PLL component using the MegaWizard Plug-In,
|
#USER any changes to the PLL component using the MegaWizard Plug-In,
|
#USER apply those changes to the PLL parameters in this file
|
#USER apply those changes to the PLL parameters in this file
|
|
|
set ::GLOBAL_hps_sdram_p0_num_pll_clock 4
|
set ::GLOBAL_hps_sdram_p0_num_pll_clock 4
|
set ::GLOBAL_hps_sdram_p0_pll_mult(0) 24
|
set ::GLOBAL_hps_sdram_p0_pll_mult(0) 24
|
set ::GLOBAL_hps_sdram_p0_pll_div(0) 10
|
set ::GLOBAL_hps_sdram_p0_pll_div(0) 10
|
set ::GLOBAL_hps_sdram_p0_pll_phase(0) 0.0
|
set ::GLOBAL_hps_sdram_p0_pll_phase(0) 0.0
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_AFI_CLK) 24
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_AFI_CLK) 24
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_AFI_CLK) 10
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_AFI_CLK) 10
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_AFI_CLK) 0.0
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_AFI_CLK) 0.0
|
set ::GLOBAL_hps_sdram_p0_pll_mult(1) 24
|
set ::GLOBAL_hps_sdram_p0_pll_mult(1) 24
|
set ::GLOBAL_hps_sdram_p0_pll_div(1) 10
|
set ::GLOBAL_hps_sdram_p0_pll_div(1) 10
|
set ::GLOBAL_hps_sdram_p0_pll_phase(1) 0.0
|
set ::GLOBAL_hps_sdram_p0_pll_phase(1) 0.0
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_MEM_CLK) 24
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_MEM_CLK) 24
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_MEM_CLK) 10
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_MEM_CLK) 10
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_MEM_CLK) 0.0
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_MEM_CLK) 0.0
|
set ::GLOBAL_hps_sdram_p0_pll_mult(2) 24
|
set ::GLOBAL_hps_sdram_p0_pll_mult(2) 24
|
set ::GLOBAL_hps_sdram_p0_pll_div(2) 10
|
set ::GLOBAL_hps_sdram_p0_pll_div(2) 10
|
set ::GLOBAL_hps_sdram_p0_pll_phase(2) 270.0
|
set ::GLOBAL_hps_sdram_p0_pll_phase(2) 270.0
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_WRITE_CLK) 24
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_WRITE_CLK) 24
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_WRITE_CLK) 10
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_WRITE_CLK) 10
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_WRITE_CLK) 270.0
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_WRITE_CLK) 270.0
|
set ::GLOBAL_hps_sdram_p0_pll_mult(3) 24
|
set ::GLOBAL_hps_sdram_p0_pll_mult(3) 24
|
set ::GLOBAL_hps_sdram_p0_pll_div(3) 10
|
set ::GLOBAL_hps_sdram_p0_pll_div(3) 10
|
set ::GLOBAL_hps_sdram_p0_pll_phase(3) 270.0
|
set ::GLOBAL_hps_sdram_p0_pll_phase(3) 270.0
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_ADDR_CMD_CLK) 24
|
set ::GLOBAL_hps_sdram_p0_pll_mult(PLL_ADDR_CMD_CLK) 24
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_ADDR_CMD_CLK) 10
|
set ::GLOBAL_hps_sdram_p0_pll_div(PLL_ADDR_CMD_CLK) 10
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_ADDR_CMD_CLK) 270.0
|
set ::GLOBAL_hps_sdram_p0_pll_phase(PLL_ADDR_CMD_CLK) 270.0
|
|
|
set ::GLOBAL_hps_sdram_p0_leveling_capture_phase 90.0
|
set ::GLOBAL_hps_sdram_p0_leveling_capture_phase 90.0
|
|
|
##############################################################
|
##############################################################
|
## IP options
|
## IP options
|
##############################################################
|
##############################################################
|
|
|
set IP(write_dcc) "static"
|
set IP(write_dcc) "static"
|
set IP(write_deskew_range) 31
|
set IP(write_deskew_range) 31
|
set IP(read_deskew_range) 31
|
set IP(read_deskew_range) 31
|
set IP(write_deskew_range_setup) 4
|
set IP(write_deskew_range_setup) 4
|
set IP(write_deskew_range_hold) 31
|
set IP(write_deskew_range_hold) 31
|
set IP(read_deskew_range_setup) 31
|
set IP(read_deskew_range_setup) 31
|
set IP(read_deskew_range_hold) 31
|
set IP(read_deskew_range_hold) 31
|
set IP(mem_if_memtype) "ddr3"
|
set IP(mem_if_memtype) "ddr3"
|
set IP(RDIMM) 0
|
set IP(RDIMM) 0
|
set IP(LRDIMM) 0
|
set IP(LRDIMM) 0
|
set IP(mp_calibration) 1
|
set IP(mp_calibration) 1
|
set IP(quantization_T9) 0.025
|
set IP(quantization_T9) 0.025
|
set IP(quantization_T1) 0.025
|
set IP(quantization_T1) 0.025
|
set IP(quantization_DCC) 0.025
|
set IP(quantization_DCC) 0.025
|
set IP(quantization_T7) 0.025
|
set IP(quantization_T7) 0.025
|
set IP(quantization_WL) 0.0125
|
set IP(quantization_WL) 0.0125
|
set IP(quantization_T11) 0.025
|
set IP(quantization_T11) 0.025
|
set IP(eol_reduction_factor_addr) 2.0
|
set IP(eol_reduction_factor_addr) 2.0
|
set IP(eol_reduction_factor_read) 2.1
|
set IP(eol_reduction_factor_read) 2.1
|
set IP(eol_reduction_factor_write) 2.35
|
set IP(eol_reduction_factor_write) 2.35
|
# Can be either dynamic or static
|
# Can be either dynamic or static
|
set IP(write_deskew_mode) "dynamic"
|
set IP(write_deskew_mode) "dynamic"
|
set IP(read_deskew_mode) "dynamic"
|
set IP(read_deskew_mode) "dynamic"
|
set IP(discrete_device) 1
|
set IP(discrete_device) 1
|
set IP(num_ranks) 1
|
set IP(num_ranks) 1
|
set IP(num_shadow_registers) 1
|
set IP(num_shadow_registers) 1
|
set IP(tracking_enabled) 0
|
set IP(tracking_enabled) 0
|
|
|
set IP(num_report_paths) 10
|
set IP(num_report_paths) 10
|
set IP(epr) 0.058
|
set IP(epr) 0.058
|
set IP(epw) 0.076
|
set IP(epw) 0.076
|
|
|
