// (C) 2001-2017 Intel Corporation. All rights reserved.
|
// (C) 2001-2017 Intel Corporation. All rights reserved.
|
// Your use of Intel Corporation's design tools, logic functions and other
|
// Your use of Intel Corporation's design tools, logic functions and other
|
// software and tools, and its AMPP partner logic functions, and any output
|
// software and tools, and its AMPP partner logic functions, and any output
|
// files any of the foregoing (including device programming or simulation
|
// files from any of the foregoing (including device programming or simulation
|
// files), and any associated documentation or information are expressly subject
|
// files), and any associated documentation or information are expressly subject
|
// to the terms and conditions of the Intel Program License Subscription
|
// to the terms and conditions of the Intel Program License Subscription
|
// Agreement, Intel MegaCore Function License Agreement, or other applicable
|
// Agreement, Intel FPGA IP License Agreement, or other applicable
|
// license agreement, including, without limitation, that your use is for the
|
// license agreement, including, without limitation, that your use is for the
|
// sole purpose of programming logic devices manufactured by Intel and sold by
|
// sole purpose of programming logic devices manufactured by Intel and sold by
|
// Intel or its authorized distributors. Please refer to the applicable
|
// Intel or its authorized distributors. Please refer to the applicable
|
// agreement for further details.
|
// agreement for further details.
|
|
|
|
|
// $Id: //acds/rel/17.0std/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
|
// $Id: //acds/rel/17.1std/ip/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer.sv.terp#1 $
|
// $Revision: #1 $
|
// $Revision: #1 $
|
// $Date: 2017/01/22 $
|
// $Date: 2017/07/30 $
|
// $Author: swbranch $
|
// $Author: swbranch $
|
|
|
// -------------------------------------
|
// -------------------------------------
|
// Merlin Demultiplexer
|
// Merlin Demultiplexer
|
//
|
//
|
// Asserts valid on the appropriate output
|
// Asserts valid on the appropriate output
|
// given a one-hot channel signal.
|
// given a one-hot channel signal.
|
// -------------------------------------
|
// -------------------------------------
|
|
|
`timescale 1 ns / 1 ns
|
`timescale 1 ns / 1 ns
|
|
|
// ------------------------------------------
|
// ------------------------------------------
|
// Generation parameters:
|
// Generation parameters:
|
// output_name: ulight_fifo_mm_interconnect_0_rsp_demux
|
// output_name: ulight_fifo_mm_interconnect_0_rsp_demux
|
// ST_DATA_W: 129
|
// ST_DATA_W: 129
|
// ST_CHANNEL_W: 22
|
// ST_CHANNEL_W: 22
|
// NUM_OUTPUTS: 2
|
// NUM_OUTPUTS: 2
|
// VALID_WIDTH: 1
|
// VALID_WIDTH: 1
|
// ------------------------------------------
|
// ------------------------------------------
|
|
|
//------------------------------------------
|
//------------------------------------------
|
// Message Supression Used
|
// Message Supression Used
|
// QIS Warnings
|
// QIS Warnings
|
// 15610 - Warning: Design contains x input pin(s) that do not drive logic
|
// 15610 - Warning: Design contains x input pin(s) that do not drive logic
|
//------------------------------------------
|
//------------------------------------------
|
|
|
module ulight_fifo_mm_interconnect_0_rsp_demux
|
module ulight_fifo_mm_interconnect_0_rsp_demux
|
(
|
(
|
// -------------------
|
// -------------------
|
// Sink
|
// Sink
|
// -------------------
|
// -------------------
|
input [1-1 : 0] sink_valid,
|
input [1-1 : 0] sink_valid,
|
input [129-1 : 0] sink_data, // ST_DATA_W=129
|
input [129-1 : 0] sink_data, // ST_DATA_W=129
|
input [22-1 : 0] sink_channel, // ST_CHANNEL_W=22
|
input [22-1 : 0] sink_channel, // ST_CHANNEL_W=22
|
input sink_startofpacket,
|
input sink_startofpacket,
|
input sink_endofpacket,
|
input sink_endofpacket,
|
output sink_ready,
|
output sink_ready,
|
|
|
// -------------------
|
// -------------------
|
// Sources
|
// Sources
|
// -------------------
|
// -------------------
|
output reg src0_valid,
|
output reg src0_valid,
|
output reg [129-1 : 0] src0_data, // ST_DATA_W=129
|
output reg [129-1 : 0] src0_data, // ST_DATA_W=129
|
output reg [22-1 : 0] src0_channel, // ST_CHANNEL_W=22
|
output reg [22-1 : 0] src0_channel, // ST_CHANNEL_W=22
|
output reg src0_startofpacket,
|
output reg src0_startofpacket,
|
output reg src0_endofpacket,
|
output reg src0_endofpacket,
|
input src0_ready,
|
input src0_ready,
|
|
|
output reg src1_valid,
|
output reg src1_valid,
|
output reg [129-1 : 0] src1_data, // ST_DATA_W=129
|
output reg [129-1 : 0] src1_data, // ST_DATA_W=129
|
output reg [22-1 : 0] src1_channel, // ST_CHANNEL_W=22
|
output reg [22-1 : 0] src1_channel, // ST_CHANNEL_W=22
|
output reg src1_startofpacket,
|
output reg src1_startofpacket,
|
output reg src1_endofpacket,
|
output reg src1_endofpacket,
|
input src1_ready,
|
input src1_ready,
|
|
|
|
|
// -------------------
|
// -------------------
|
// Clock & Reset
|
// Clock & Reset
|
// -------------------
|
// -------------------
|
(*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
|
(*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on clk
|
input clk,
|
input clk,
|
(*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
|
(*altera_attribute = "-name MESSAGE_DISABLE 15610" *) // setting message suppression on reset
|
input reset
|
input reset
|
|
|
);
|
);
|
|
|
localparam NUM_OUTPUTS = 2;
|
localparam NUM_OUTPUTS = 2;
|
wire [NUM_OUTPUTS - 1 : 0] ready_vector;
|
wire [NUM_OUTPUTS - 1 : 0] ready_vector;
|
|
|
// -------------------
|
// -------------------
|
// Demux
|
// Demux
|
// -------------------
|
// -------------------
|
always @* begin
|
always @* begin
|
src0_data = sink_data;
|
src0_data = sink_data;
|
src0_startofpacket = sink_startofpacket;
|
src0_startofpacket = sink_startofpacket;
|
src0_endofpacket = sink_endofpacket;
|
src0_endofpacket = sink_endofpacket;
|
src0_channel = sink_channel >> NUM_OUTPUTS;
|
src0_channel = sink_channel >> NUM_OUTPUTS;
|
|
|
src0_valid = sink_channel[0] && sink_valid;
|
src0_valid = sink_channel[0] && sink_valid;
|
|
|
src1_data = sink_data;
|
src1_data = sink_data;
|
src1_startofpacket = sink_startofpacket;
|
src1_startofpacket = sink_startofpacket;
|
src1_endofpacket = sink_endofpacket;
|
src1_endofpacket = sink_endofpacket;
|
src1_channel = sink_channel >> NUM_OUTPUTS;
|
src1_channel = sink_channel >> NUM_OUTPUTS;
|
|
|
src1_valid = sink_channel[1] && sink_valid;
|
src1_valid = sink_channel[1] && sink_valid;
|
|
|
end
|
end
|
|
|
// -------------------
|
// -------------------
|
// Backpressure
|
// Backpressure
|
// -------------------
|
// -------------------
|
assign ready_vector[0] = src0_ready;
|
assign ready_vector[0] = src0_ready;
|
assign ready_vector[1] = src1_ready;
|
assign ready_vector[1] = src1_ready;
|
|
|
assign sink_ready = |(sink_channel & {{20{1'b0}},{ready_vector[NUM_OUTPUTS - 1 : 0]}});
|
assign sink_ready = |(sink_channel & {{20{1'b0}},{ready_vector[NUM_OUTPUTS - 1 : 0]}});
|
|
|
endmodule
|
endmodule
|
|
|
|
|
