URL
https://opencores.org/ocsvn/structural_vhdl/structural_vhdl/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 2 |
Rev 4 |
-- VHDL structural description generated from `halfadder_glopf`
|
-- VHDL structural description generated from `halfadder_glopf`
|
-- date : Sat Sep 8 00:43:04 2001
|
-- date : Sat Sep 8 00:43:04 2001
|
|
|
|
|
-- Entity Declaration
|
-- Entity Declaration
|
|
|
ENTITY halfadder_glopf IS
|
ENTITY halfadder_glopf IS
|
PORT (
|
PORT (
|
a : in BIT; -- a
|
a : in BIT; -- a
|
b : in BIT; -- b
|
b : in BIT; -- b
|
cout : out BIT; -- cout
|
cout : out BIT; -- cout
|
sout : out BIT; -- sout
|
sout : out BIT; -- sout
|
vdd : in BIT; -- vdd
|
vdd : in BIT; -- vdd
|
vss : in BIT -- vss
|
vss : in BIT -- vss
|
);
|
);
|
END halfadder_glopf;
|
END halfadder_glopf;
|
|
|
-- Architecture Declaration
|
-- Architecture Declaration
|
|
|
ARCHITECTURE VST OF halfadder_glopf IS
|
ARCHITECTURE VST OF halfadder_glopf IS
|
COMPONENT xr2_x1
|
COMPONENT xr2_x1
|
port (
|
port (
|
i0 : in BIT; -- i0
|
i0 : in BIT; -- i0
|
i1 : in BIT; -- i1
|
i1 : in BIT; -- i1
|
q : out BIT; -- q
|
q : out BIT; -- q
|
vdd : in BIT; -- vdd
|
vdd : in BIT; -- vdd
|
vss : in BIT -- vss
|
vss : in BIT -- vss
|
);
|
);
|
END COMPONENT;
|
END COMPONENT;
|
|
|
COMPONENT a2_x2
|
COMPONENT a2_x2
|
port (
|
port (
|
i0 : in BIT; -- i0
|
i0 : in BIT; -- i0
|
i1 : in BIT; -- i1
|
i1 : in BIT; -- i1
|
q : out BIT; -- q
|
q : out BIT; -- q
|
vdd : in BIT; -- vdd
|
vdd : in BIT; -- vdd
|
vss : in BIT -- vss
|
vss : in BIT -- vss
|
);
|
);
|
END COMPONENT;
|
END COMPONENT;
|
|
|
COMPONENT buf_x2
|
COMPONENT buf_x2
|
port (
|
port (
|
i : in BIT; -- i
|
i : in BIT; -- i
|
q : out BIT; -- q
|
q : out BIT; -- q
|
vdd : in BIT; -- vdd
|
vdd : in BIT; -- vdd
|
vss : in BIT -- vss
|
vss : in BIT -- vss
|
);
|
);
|
END COMPONENT;
|
END COMPONENT;
|
|
|
SIGNAL netops8 : BIT; -- netops8
|
SIGNAL netops8 : BIT; -- netops8
|
|
|
BEGIN
|
BEGIN
|
|
|
sout : xr2_x1
|
sout : xr2_x1
|
PORT MAP (
|
PORT MAP (
|
vss => vss,
|
vss => vss,
|
vdd => vdd,
|
vdd => vdd,
|
q => sout,
|
q => sout,
|
i1 => netops8,
|
i1 => netops8,
|
i0 => b);
|
i0 => b);
|
cout : a2_x2
|
cout : a2_x2
|
PORT MAP (
|
PORT MAP (
|
vss => vss,
|
vss => vss,
|
vdd => vdd,
|
vdd => vdd,
|
q => cout,
|
q => cout,
|
i1 => netops8,
|
i1 => netops8,
|
i0 => b);
|
i0 => b);
|
netopi8 : buf_x2
|
netopi8 : buf_x2
|
PORT MAP (
|
PORT MAP (
|
vss => vss,
|
vss => vss,
|
vdd => vdd,
|
vdd => vdd,
|
q => netops8,
|
q => netops8,
|
i => a);
|
i => a);
|
|
|
end VST;
|
end VST;
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.