OpenCores
URL https://opencores.org/ocsvn/sudoku/sudoku/trunk

Subversion Repositories sudoku

[/] [sudoku/] [trunk/] [verif/] [tb_search.v] - Diff between revs 4 and 5

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 4 Rev 5 
module tb_search();
 
module tb_search();
 
   reg clk;
 
   reg clk;
 
   reg rst;
 
   reg rst;
 
   reg start;
 
   reg start;
 
   wire done;
 
   wire done;
 
 
 
 
 
   reg [1023:0] puz_filename;
 
   reg [1023:0] puz_filename;
 
   integer      fh;
 
   integer      fh;
 
 
 
 
 
   wire [728:0] outGrid;
 
   wire [728:0] outGrid;
 
   wire [728:0] inGrid;
 
   wire [728:0] inGrid;
 
 
 
 
 
   reg [8:0]     mem [80:0];
 
   reg [8:0]     mem [80:0];
 
 
 
 
 
 
 
 
 
   initial
 
   initial
 
     begin
 
     begin
 
        clk = 0;
 
        clk = 0;
 
        rst = 1;
 
        rst = 1;
 
 
 
 
 
        if($value$plusargs("puz=%s", puz_filename))
 
        if($value$plusargs("puz=%s", puz_filename))
 
          begin
 
          begin
 
             $readmemh(puz_filename, mem);
 
             $readmemh(puz_filename, mem);
 
          end
 
          end
 
        else
 
        else
 
          begin
 
          begin
 
             $display("no puzzle filename, use +puz=!");
 
             $display("no puzzle filename, use +puz=!");
 
             $finish();
 
             $finish();
 
          end
 
          end
 
 
 
 
 
        #1000
 
        #1000
 
          rst = 0;
 
          rst = 0;
 
     end
 
     end
 
 
 
 
 
   always@(posedge clk)
 
   always@(posedge clk)
 
     begin
 
     begin
 
        if(rst)
 
        if(rst)
 
          start <= 1'b1;
 
          start <= 1'b1;
 
        else
 
        else
 
          start <= start ? 1'b0 : start;
 
          start <= start ? 1'b0 : start;
 
     end
 
     end
 
 
 
 
 
   always
 
   always
 
     clk = #5 !clk;
 
     clk = #5 !clk;
 
 
 
 
 
 
 
 
 
 
 
 
 
   sudoku_search uut (
 
   sudoku_search uut (
 
               // Outputs
 
               // Outputs
 
               .outGrid                 (outGrid[728:0]),
 
               .outGrid                 (outGrid[728:0]),
 
               .done                    (done),
 
               .done                    (done),
 
               .error                   (),
 
               .error                   (),
 
               // Inputs
 
               // Inputs
 
               .clk                     (clk),
 
               .clk                     (clk),
 
               .rst                     (rst),
 
               .rst                     (rst),
 
               .start                   (start),
 
               .start                   (start),
 
               .inGrid                  (inGrid[728:0])
 
               .inGrid                  (inGrid[728:0])
 
               );
 
               );
 
 
 
 
 
   assign inGrid = {mem[0],mem[1],mem[2],mem[3],mem[4],mem[5],mem[6],mem[7],mem[8],mem[9],mem[10],mem[11],mem[12],mem[13],mem[14],mem[15],mem[16],mem[17],mem[18],mem[19],mem[20],mem[21],mem[22],mem[23],mem[24],mem[25],mem[26],mem[27],mem[28],mem[29],mem[30],mem[31],mem[32],mem[33],mem[34],mem[35],mem[36],mem[37],mem[38],mem[39],mem[40],mem[41],mem[42],mem[43],mem[44],mem[45],mem[46],mem[47],mem[48],mem[49],mem[50],mem[51],mem[52],mem[53],mem[54],mem[55],mem[56],mem[57],mem[58],mem[59],mem[60],mem[61],mem[62],mem[63],mem[64],mem[65],mem[66],mem[67],mem[68],mem[69],mem[70],mem[71],mem[72],mem[73],mem[74],mem[75],mem[76],mem[77],mem[78],mem[79],mem[80]};
 
   genvar     i;
 
 
 
   generate
 
 
 
      for(i=0;i<81;i=i+1)
 
 
 
        begin: inGridGen
 
 
 
           assign inGrid[(9*(i+1)-1):(9*i)] = mem[i];
 
 
 
 
 
 
 
        end
 
 
 
   endgenerate
 
 
 
 
 
 
 
 
 
   reg [31:0] r_cnt;
 
   reg [31:0] r_cnt;
 
 
 
 
 
 
 
 
 
   wire [8:0] result [80:0];
 
   wire [8:0] result [80:0];
 
   wire [8:0] result_dec [80:0];
 
   wire [8:0] result_dec [80:0];
 
 
 
 
 
   genvar     i;
 
 
 
   integer    y,x;
 
   integer    y,x;
 
 
 
 
 
   generate
 
   generate
 
      for(i=0;i<81;i=i+1)
 
      for(i=0;i<81;i=i+1)
 
        begin: unflatten
 
        begin: unflatten
 
           assign result[i] = outGrid[(9*(i+1))-1:9*i];
 
           assign result[i] = outGrid[(9*(i+1))-1:9*i];
 
           hot2dec h (.hot(result[i]), .dec(result_dec[i]));
 
           hot2dec h (.hot(result[i]), .dec(result_dec[i]));
 
        end
 
        end
 
   endgenerate
 
   endgenerate
 
 
 
 
 
 
 
 
 
   always@(posedge clk)
 
   always@(posedge clk)
 
     begin
 
     begin
 
        if(rst)
 
        if(rst)
 
          begin
 
          begin
 
             r_cnt <= 32'd0;
 
             r_cnt <= 32'd0;
 
          end
 
          end
 
        else
 
        else
 
          begin
 
          begin
 
             r_cnt <= start ? 32'd0 : r_cnt + 32'd1;
 
             r_cnt <= start ? 32'd0 : r_cnt + 32'd1;
 
             if(done)
 
             if(done)
 
               begin
 
               begin
 
                  $write("\n");
 
                  $write("\n");
 
                  for(y=0;y<9;y=y+1)
 
                  for(y=0;y<9;y=y+1)
 
                    begin
 
                    begin
 
                       for(x=0;x<9;x=x+1)
 
                       for(x=0;x<9;x=x+1)
 
                         begin
 
                         begin
 
                            $write("%d ", result_dec[y*9+x]);
 
                            $write("%d ", result_dec[y*9+x]);
 
                         end
 
                         end
 
                       $write("\n");
 
                       $write("\n");
 
                    end
 
                    end
 
                  $display("solved in %d cycles", r_cnt);
 
                  $display("solved in %d cycles", r_cnt);
 
                  $finish();
 
                  $finish();
 
               end // if (done)
 
               end // if (done)
 
          end // else: !if(rst)
 
          end // else: !if(rst)
 
     end // always@ (posedge clk)
 
     end // always@ (posedge clk)
 
 
 
 
 
 
 
 
 
endmodule // tb_search
 
endmodule // tb_search
 
 
 
 
 
 
 
 
 
module hot2dec(input [8:0] hot, output [8:0] dec);
 
module hot2dec(input [8:0] hot, output [8:0] dec);
 
   assign dec = (hot == 9'd1) ? 9'd1 :
 
   assign dec = (hot == 9'd1) ? 9'd1 :
 
                (hot == 9'd2) ? 9'd2 :
 
                (hot == 9'd2) ? 9'd2 :
 
                (hot == 9'd4) ? 9'd3 :
 
                (hot == 9'd4) ? 9'd3 :
 
                (hot == 9'd8) ? 9'd4 :
 
                (hot == 9'd8) ? 9'd4 :
 
                (hot == 9'd16) ? 9'd5 :
 
                (hot == 9'd16) ? 9'd5 :
 
                (hot == 9'd32) ? 9'd6 :
 
                (hot == 9'd32) ? 9'd6 :
 
                (hot == 9'd64) ? 9'd7 :
 
                (hot == 9'd64) ? 9'd7 :
 
                (hot == 9'd128) ? 9'd8 :
 
                (hot == 9'd128) ? 9'd8 :
 
                (hot == 9'd256) ? 9'd9 :
 
                (hot == 9'd256) ? 9'd9 :
 
                9'd0;
 
                9'd0;
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.