OpenCores
URL https://opencores.org/ocsvn/systemverilog-uart16550/systemverilog-uart16550/trunk

Subversion Repositories systemverilog-uart16550

[/] [systemverilog-uart16550/] [trunk/] [doc/] [UART_spec_SV.doc] - Diff between revs 2 and 3

Only display areas with differences | Details | Blame | View Log

Rev 2 Rev 3
 
ࡱ>  ZQec^_\[vسڳ*,dfxz|~PBRBTBVBXBZB\B^B`B
f!1$H$7$8$سڳ*,dfvx~tBBBBCCCJCLChCjCnCCCCDHFHpHrHHHHHHH
 
IIIIIII8I:IZI\IlInIIIIIIIjCJUjLCJUjCJUjVCJUCJ
jCJU6CJ(j5CJ U5CJ 6CJ CJ 5CJ4CJ`OJQJ5B*PJmH  nHo(5B*PJmH   nH;


















UART IP CoreSpecification


Author: Jacob Gorban
gorban@opencores.org


Rev. 0.6
 TIME \@ "MMMM d, yyyy" March 30, 2010
This page has been intentionally left blank
Revision History

Rev.DateAuthorDescription0.1Jacob GorbanFirst Draft0.227/5/01Jacob GorbanAdded reset values and other changes.0.323/6/01Jacob GorbanDivisor latch is 16-bit wide update0.417/08/01Jacob GorbanModified port names0.503/12/01Jacob GorbanLSR bits 5,6 clear conditions fixed.
In IIR, THRE was fixed.
Debug registers were added to Registers.
Debug interface was added to Operation.
WISHBONE interface ports width modified and  wb_sel_i signal is added to the list.0.611/08/02Jacob GorbanAdded optional BAUD_O output

Contents


 REF Introduction \h  \* MERGEFORMAT Introduction         PAGEREF Introduction \h 1

 REF IOports \h  \* MERGEFORMAT IO ports           PAGEREF IOports \h 2

 REF Clocks \h  \* MERGEFORMAT Clocks           PAGEREF Clocks
 \h 3

 REF Registers \h  \* MERGEFORMAT Registers             PAGEREF Registers \h 4

 REF Operation \h  \* MERGEFORMAT Operation           PAGEREF Operation \h 13

 REF Architecture \h  \* MERGEFORMAT Architecture            PAGEREF Architecture \h 151
Introduction

The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry standard National Semiconductors 16550A device.

Features:

WISHBONE interface in 32-bit or 8-bit data bus modes (selectable)
FIFO only operation
Register level and functionality compatibility with NS16550A (but not 16450).
Debug Interface in 32-bit data bus mode.


2
IO ports

2.1 WISHBONE interface signals

PortWidthDirectionDescriptionCLK1InputBlocks clock inputWB_RST_I1InputAsynchronous ResetWB_ADDR_I5 or 3InputUsed for register selectionWB_SEL_I4InputSelect signalWB_DAT_I32 or 8InputData inputWB_DAT_O32 or 8OutputData outputWB_WE_I1InputWrite or read cycle selectionWB_STB_I1InputSpecifies transfer cycleWB_CYC_I1InputA bus cycle is in progressWB_ACK_O1OutputAcknowledge of a transfer
2.2 Other internal signals

PortWidthDirectionDescriptionINT_O1OutputInterrupt outputBAUD_O1OutputOptional baud rate output signal.
The signal here is the 16 x actual baud rate.
It is enabled if UART_HAS_BAUDRATE_OUTPUT is defined

2.3 External (off-chip) connections

PortWidthDirectionDescriptionSTX_PAD_O1OutputThe serial output signalSRX_PAD_I1InputThe serial input signalRTS_PAD_O1OutputRequest To SendDTR_PAD_O1OutputData Terminal ReadyCTS_PAD_I1InputClear To SendDSR_PAD_I1InputData Set ReadyRI_PAD_I1InputRing IndicatorDCD_PAD_I1InputData Carrier Detect3 
Clocks
Clocks table:

NameSourceRates (MHz)DescriptionMaxMinResolutionclkWISHBONE bus1258Mhz for  1200 bps3.6864 for 115200 bpsWISHBONE clock4
Registers

4.1 Registers list

NameAddressWidthAccessDescriptionReceiver Buffer08RReceiver FIFO outputTransmitter Holding Register (THR)08WTransmit FIFO input HYPERLINK  \l "IER" Interrupt Enable18RWEnable/Mask interrupts generated by the UART HYPERLINK  \l "IIR" Interrupt Identification28RGet interrupt information HYPERLINK  \l "FCR" FIFO Control28WControl FIFO options HYPERLINK  \l "LCR" Line Control Register38RWControl connection HYPERLINK  \l "MCR" Modem Control48WControls modem HYPERLINK  \l "LSR" Line Status58RStatus information HYPERLINK  \l "MSR" Modem Status68RModem Status

In addition, there are 2 Clock Divisor registers that together form one 16-bit. 
The registers can be accessed when the 7th (DLAB) bit of the Line Control Register is set to 1. At this time the above registers at addresses 0-1 cant be accessed.

NameAddressWidthAccessDescription HYPERLINK  \l "DivisorLatches" Divisor Latch Byte 1 (LSB)
  ( Baud_reg)08RWThe LSB of the divisor latchDivisor Latch Byte 218RWThe MSB of the divisor latch
When using 32-bit data bus interface, additional read-only registers are available for debug purposes:

NameAddressWidthAccessDescription HYPERLINK  \l "Debug1" Debug 1832RFirst debug register HYPERLINK  \l "Debug2" Debug 21232RSecond debug register

4.2 Interrupt Enable Register (IER)

This register allows enabling and disabling interrupt generation by the UART.

Bit #AccessDescription0RWReceived Data available interrupt
   0  disabled
 1  enabled1RWTransmitter Holding Register empty interrupt
       0  disabled
 1  enabled2RWReceiver Line Status Interrupt
     0  disabled
 1  enabled3RWModem Status Interrupt
     0  disabled
 1  enabled7-4RWReserved. Should be logic 0.
Reset Value: 00h

4.3 Interrupt Identification Register (IIR)

The IIR enables the programmer to retrieve what is the current highest priority pending interrupt. 
Bit 0 indicates that an interrupt is pending when its logic 0. When its 1  no interrupt is pending.
The following table displays the list of possible interrupts along with the bits they enable, priority, and their source and reset control.

Bit 3Bit 2Bit 1PriorityInterrupt TypeInterrupt SourceInterrupt Reset Control0111stReceiver Line StatusParity, Overrun or Framing errors or Break InterruptReading the Line Status Register0102ndReceiver Data availableFIFO trigger level reachedFIFO drops below trigger level1102ndTimeout IndicationTheres at least 1 character in the FIFO but no character has been input to the FIFO or read from it for the last 4 Char times.Reading from the FIFO (Receiver Buffer Register)0013rdTransmitter Holding Register emptyTransmitter Holding Register EmptyWriting to the Transmitter Holding Register or reading IIR.0004thModem StatusCTS, DSR, RI or DCD.Reading the Modem status register.
Bits 4 and 5: Logic 0.
Bits 6 and 7: Logic 1 for compatibility reason.

Reset Value: C1h

4.4 FIFO Control Register (FCR)

The FCR allows selection of the FIFO trigger level (the number of bytes in FIFO required to enable the Received Data Available interrupt).  In addition, the FIFOs can be cleared using this register. 

Bit #AccessDescription0WIgnored (Used to enable FIFOs in NS16550D). Since this UART only supports FIFO mode, this bit is ignored.1WWriting a 1 to bit 1 clears the Receiver FIFO and resets its logic. But it doesnt clear the shift register, i.e. receiving of the current character continues.2WWriting a 1 to bit 2 clears the Transmitter FIFO and resets its logic. The shift register is not cleared, i.e. transmitting of the current character continues.5-3WIgnored7-6WDefine the Receiver FIFO Interrupt trigger level
   00  1 byte
  01  4 bytes
 10  8 bytes
 11  14 bytes
Reset Value : 11000000b

4.5 Line Control Register (LCR)

The line control register allows the specification of the format of the asynchronous data communication used. A bit in the register also allows access to the Divisor Latches, which define the baud rate. Reading from the register is allowed to check the current settings of the communication.

Bit #AccessDescription1-0RWSelect number of bits in each character
     00  5 bits    no function
   01  6 bits    no function
   10  7 bits
  11  8 bits2RWSpecify the number of generated stop bits
  0  1 stop bit
       1  1.5 stop bits when 5-bit character length selected and 
          2 bits otherwise

Note that the receiver always checks the first stop bit only.3RWParity Enable
    0  No parity
        1  Parity bit is generated on each outgoing character and                    is checked on each incoming one.4RWEven Parity select
      0  Odd number of 1 is transmitted and checked in each word (data and parity combined). In other words, if the data has an even number of 1 in it, then the parity bit is 1.

  1  Even number of 1 is transmitted in each word.5RWStick Parity bit.
  0  Stick Parity disabled
    1 - If bits 3 and 4 are logic 1, the parity bit is transmitted and checked as logic 0. If bit 3 is 1 and bit 4 is 0 then the parity bit is transmitted and checked as 1.
6RWBreak Control bit
  1  the serial out is forced into logic 0 (break state).
   0  break is disabled7RWDivisor Latch Access bit.
        1  The divisor latches can be accessed
      0  The normal registers are accessedReset Value: 00000011b

4.6 Modem Control Register (MCR)

The modem control register allows transferring control signals to a modem connected to the UART.

Bit #AccessDescription0WData Terminal Ready (DTR) signal control
   0  DTR is 1
       1  DTR is 01WRequest To Send (RTS) signal control
     0  RTS is 1
       1  RTS is 02WOut1. In loopback mode, connected Ring Indicator (RI) signal input3WOut2. In loopback mode, connected to Data Carrier Detect (DCD) input.4WLoopback mode
 0  normal operation
 1  loopback mode. When in loopback mode, the Serial Output Signal (STX_PAD_O) is set to logic 1. The signal of the transmitter shift register is internally connected to the input of the receiver shift register.
The following connections are made:
DTR (  DSR
RTS ( CTS
Out1 ( RI
Out2 ( DCD
7-5WIgnoredReset Value: 0
4.7 Line Status Register (LSR)

Bit #AccessDescription0RData Ready (DR) indicator.
        0  No characters in the FIFO
        1  At least one character has been received and is in the FIFO.1ROverrun Error (OE) indicator
   1  If the FIFO is full and another character has been received in the receiver shift register. If another character is starting to arrive, it will overwrite the data in the shift register but the FIFO will remain intact. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
   0  No overrun state2RParity Error (PE) indicator
        1  The character that is currently at the top of the FIFO has been received with parity error. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
 0  No parity error in the current character3RFraming Error (FE) indicator
       1  The received character at the top of the FIFO did not have a valid stop bit. Of course, generally, it might be that all the following data is corrupt. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
      0  No framing error in the current character 4RBreak Interrupt (BI) indicator
   1 A break condition has been reached in the current character. The break occurs when the line is held in logic 0 for a time of one character (start bit + data + parity + stop bit). In that case, one zero character enters the FIFO and the UART waits for a valid start bit to receive next character. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
      0  No break condition in the current character5RTransmit FIFO is empty.
 1  The transmitter FIFO is empty. Generates Transmitter Holding Register Empty interrupt. The bit is cleared when data is being been written to the transmitter FIFO.
       0  Otherwise6RTransmitter Empty indicator.
      1  Both the transmitter FIFO and transmitter shift register are empty. The bit is cleared when data is being been written to the transmitter FIFO.
  0  Otherwise7R   1  At least one parity error, framing error or break indications have been received and are inside the FIFO. The bit is cleared upon reading from the register.
     0  Otherwise.
4.8 Modem Status Register (MSR)

The register displays the current state of the modem control lines. Also, four bits also provide an indication in the state of one of the modem status lines. These bits are set to 1 when a change in corresponding line has been detected and they are reset when the register is being read.

Bit #AccessDescription0RDelta Clear To Send (DCTS) indicator
      1  The CTS line has changed its state.1RDelta Data Set Ready (DDSR) indicator
   1  The DSR line has changed its state.2RTrailing Edge of Ring Indicator (TERI) detector. The RI line has changed its state from low to high state.3RDelta Data Carrier Detect (DDCD) indicator
      1  The DCD line has changed its state.4RComplement of the CTS input or equals to RTS in loopback mode.5RComplement of the DSR input or equals to DTR in loopback mode.6RComplement of the RI input or equals to Out1 in loopback mode.7RComplement of the DCD input or equals to Out2 in loopback mode.
4.9 Divisor Latches 

baud_reg =    F  / (16 * B)   *  10exp6    -1

F : clk_i  frequency  MHz
B : baud rate  bps

Exsample :
      64.1 = 20  / (16*19200)    * 10exp6  - 1
     baud_reg = 64

The divisor latches can be accessed by setting the 7th bit of LCR to 1. You should restore this bit to 0 after setting the divisor latches in order to restore access to the other registers that occupy the same addresses. The 2 bytes form one 16-bit register, which is internally accessed as a single number. You should therefore set all 2 bytes of the register to ensure normal operation. The register is set to the default value of 0 on reset, which disables all serial I/O operations in order to ensure explicit setup of the register in the software. The value set should be equal to (system clock speed) / (16 x desired baud rate).
The internal counter starts to work when the LSB of DL is written, so when setting the divisor, write the MSB first and the LSB last.

4.10 Debug 1

This register is only available when the core has 32-bit data bus and 5-bit address bus.
It is read only and is provided for debugging purposes of chip testing as it is not part of the original UART16550 device specifications. Reading from the does not influence cores bahaviour. 

Bit #AccessDescription7-0RLine Status Register value.11-8RInterrupt Enable Register value (bits 3-0).15-12RInterrupt Identifier Register value (bits 3-0).23-16RLine Control Register value.31-24RModem Status Register value.
4.11 Debug 2

This register is only available when the core has 32-bit data bus and 5-bit address bus.
It is read only and is provided for debugging purposes of chip testing as it is not part of the original UART16550 device specifications. Reading from the does not influence cores bahaviour. 

Bit #AccessDescription2-0RTransmitter FSM state7-3RNumber of characters in Transmitter FIFO (tf_count)11-8RReceiver FSM state16-12RNumber of characters in Receiver FIFO (rf_count)18-17RModem Control Register value (bits 4-0)23-19RFIFO Control Register value (bits 7-6)31-24RReserved. Returned value is 0.
5
Operation

This UART core is very similar in operation to the standard 16550 UART chip with the main exception being that only the FIFO mode is supported. The scratch register is removed, as it serves no purpose.

This core can operate in 8-bit data bus mode or in 32-bit bus mode, which is now the default mode.

The 32-bit mode is fully WISHBONE compatible and it uses the WISHBONE [SEL_I] signal to properly receive and return 8-bit data on 32-bit data bus. The 8-bit version might have problems in various WISHBONE implementations because a 32-bit master reading from 8-bit bus can expect data on different bytes of the 4-byte word, depending on the register address.
Also, in 32-bit data bus mode, the [ADR_I] is 5 and not 3 bits wide.  

In addition, in the 32-bit data bus mode a debug interface is present in the system. This interface has 2 32-bit registers that can be read to provide non-intrusive look into the cores registers and other internal values of importance. 

The selection between 32- and 8-bits data bus  modes is performed by defining DATA_BUS_WIDTH_8 in uart_defines.v, uart_top.v or on the compiler/synthesizer tool command line. 

5.1 Initialization 

Upon reset the core performs the following tasks:

The receiver and transmitter FIFOs are cleared.
The receiver and transmitter shift registers are cleared
The Divisor Latch register is set to 0.
The Line Control Register is set to communication of 8 bits of data, no parity, 1 stop bit. 
All interrupts are disabled in the Interrupt Enable Register.

For proper operation, perform the following:

Set the Line Control Register to the desired line control parameters. Set bit 7 to 1 to allow access to the Divisor Latches.
Set the Divisor Latches, MSB first, LSB next. 
Set bit 7 of LCR to 0 to disable access to Divisor Latches. At this time the transmission engine starts working and data can be sent and received.
Set the FIFO trigger level. Generally, higher trigger level values produce less interrupt to the system, so setting it to 14 bytes is recommended if the system responds fast enough.
Enable desired interrupts by setting appropriate bits in the Interrupt Enable register.

Remember that (Input Clock Speed)/(Divisor Latch value) = 16 x the communication baud rate. Since the protocol is asynchronous and the sampling of the bits is performed in the perceived middle of the bit time, it is highly immune to small differences in the clocks of the sending and receiving sides, yet no such assumption should be made when calculating the Divisor Latch values.



6
Architecture

The core implements the WISNBONE SoC bus interface for communication with the system. It has an 8-bit data bus for compatibility reason. The core requires one interrupt. It requires 2 pads in the chip (serial in and serial out) and, optionally, another six modem control signals, which can otherwise be implemented using general purpose I/Os on the chip.

The block diagram of the core is on the following page.



OpenCores     UART16550 core specifications      DATE  \* MERGEFORMAT 10/03/30

HYPERLINK "http://www.opencores.org/"www.opencores.org     Rev 0.1 Preliminary  PAGE   of  SECTIONPAGES2

HYPERLINK "http://www.opencores.org/"www.opencores.org    Rev 0.6  PAGE ii 

HYPERLINK "http://www.opencores.org/"www.opencores.org        Rev 0.6  PAGE 4 of  SECTIONPAGES16


Figure  SEQ Figure \* ARABIC 1 - Block Diagram of the UART core




.0E\ef~"#/0DE^_`abdeuvӿӵӫӡӗjGCJUjCJUjgCJUjCJUj{CJUjCJUCJ
jCJU6CJ(j5CJ U5CJ 6CJ CJ 5CJ4CJ`OJQJ;   
 

./0EZ[\e$
f!
f!     
 

./0EZ[\e%KL½}r       
 
   
 
   
 
   
 
   
 
   
 
   
 

 
  
 
   
 
   
 
   
 

 
s
 
t          
 
0e|$
!F$$l
 
t\3
!<c
 
$$$$
f!%KLPXennF$$l
 
t\3
!<c
 
$F$$l
 
t\3
!<c
 
LPXe9acdy~{xurolieb_YZ       
 
   
 
   
 
   
 
            
 
\   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
&   
 
/   
 
34   
 
X   
 
e   
 
m   
 
q%9a
!F$$l
 
t\3
!<c
 
$cdyzF  H     U     V     
 
 
 
 
 
a
 
&F

3$,-=>GH]^tuvwxz{                      &     '     @     A     B     D     E     F     
 
 
56KLM]^jU0JjU  jU5jCJUjCJUjCJUjCJUj+CJUjCJUCJ
jCJU>yzF    H     U     V     
 
 
 
 
 
a
 Žﲯ}xtoje`  
 
   
 
   
 
   
 
   
 
   
 
   
 

 
  
 
   
 
   
 
   
 

 
        
 
3   
 
G   
 

 
          CD$$
!F$$l
 
t\      !$&d0
 !+28TU^nnF$$l
 
t\      !$F$$l
 
t\      ! !+28TU^`ftu~

 
"
(
~ytokfa\  
 
w   
 
y   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 

   
 
   
 
   
 
$%   
 
3   
 
9   
 
;   
 
DE   
 
a   
 
g   
 
n   
 
xy"^`ftu~F$$l
 
t\      !$

 
"
(
C
D
M
O
V
p
q
r






F$$l
 
t\      !$(
C
D
M
O
V
p
q
r















1fghiþ}ztqlgb]  
 
   
 
   
 
   
 

 
#
 
       
 
A   
 
o   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 

 
()       
 
C   
 
J   
 
L   
 
UV   
 
q#









1fnXF$$l
 
t\n/!Sn$F$$l
 
t\n/!Snfghiuusqnnnn$CEƀbF$$l
 
t\n/!Sn        +,68?ST^`ftuĿ|wrmid_Z    
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
            
 
   
 
   
 
*   
 
1   
 
3   
 
=>   
 
N   
 
U   
 
W   
 
ab   
 
z   
 
   
 
   
 
   
 
   
 
   
 

 
"fF$$l
 
t\j      
!Rn$$
!F$$l
 
t\j      
!Rn
 
+,68?ST^`ftu$F$$l
 
t\j      
!Rn$$F$$l
 
t\j      
!Rn$#'2348E[qr}xtpie_
 




^   
 
m   
 
n   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
       
 
   
 
   
 
   
 
   
 
$#'2348E\\8[$$l4ֈ}y    $E$$l4\y `1``
 
E[qrY$$lֈ}y 1$ 45_acf
½}xsnid`[V    
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
*   
 
-   
 
/   
 
1   
 
[   \

 
p

 
r

 
t

 
v

 

 

 


 


 


 


 

        

 


 


 


 

PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[        45_acf
|LQ$$l
 
trj        
+f!     nS[$)*?@AVWstKLlmn{|
0J7B*Xj7B*UXj7B*UX  7B*TnHo(       7B*Xj_UH*jUjUj$UjU0JjRU     jU<()XZ\_rs()*+|#$)|xtplhd^
 
l
m

e
f
g
h 
 
u   
 
w   
 
y   
 
{   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
   
 
1   
 
4   
 
6   
 
8   
 
gh   
 
}   
 
   
 
"()XZ\_rs(Q$$l
 
trj        
+f!     nS[$()*+|#$)17>JQ$$l
 
trj        
+f!     nS[$)17>JK_`emszſܵ}xsnj    
 
   
 
   
 
   
 

 
           
 


 


 


 
#

 
+

 
0
1


 


 


 


 


 


 

 
        F

 
R

 
Y

 
_

 
g
(JKPQ$$l
 
trbBf!
nS$
 
$$
!Q$$l
 
trbBf!
nS$
 
       _`emszX$$l
 
trbBf!
nS$
 
        
 
$
PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       
 
yJLvxMYfr!!!!!!!!>)?)I)J)T)U)^)_)V66677779788(<)<>JJJK,K.K>K@KDKFKK»´B*jB*U    jU57B*T7B*H*T   7B*TnH        j
5B*nHo(nHo(H*5
0J7B*XjM       7B*UX      7B*Xj7B*UXA
 
23%457:Yſ}wqkf`ZT
 


 


 

 

 


 


 


 


 

 

 
-

 
=

 
_

 
b

 
d
        e

 
q

 
x

 
~



t

 
 
   
 
   
 
   
 

 

 
23Q$$l
 
trj        
+f!     nS[$
%4|H;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^457:Yixy{~Ü$;$$l
 
tFf!<8^Yixy{~xyſ{umga\V
 

 

 
-

 
>

 
M

 
V

 
\

 
b

 
h
i

`




#
$
   %

 
D

 
G

 
K
 L

 
[

 
k

 


 


 

 

 


 

xy$$h$$l\4֞nJ
U"7j        $$qq$!BCEGIMe=noqsuyľ{vpjd^XRM      
 
"
 
E

 
h

 
l

 
n

 
p

 
r
 s

 


 
$

 
7

 
;

 
=

 
?

 
A
 B

 
a

 
|

 


 


 


 


 

 

 


 


 

 


 


 


 

!BCEGIMet<$d$$l֞nJ
U"7j  $$$=noqsuy4@d$$l֞nJ
U"7j $$$(KLMf!#ÿ{upjd^YS
 

 

 
z

 
|

 
~
 

 


 


 

        

 


 


 





7
H
I
{


   

 


 


 


 


 


 


 

 
 (KLMfd$$l֞nJ
U"7j        $$$!#|;$$l
 
tFf!<8^$
!;$$l
 
tFf!<8^$lmqs{|
  / Ü<$;$$l
 
tFf!<8^lmqs{|
  / 0 T!U![!b!n!o!s!v!!!!ſ|vqic]XS       
 
D   
 
b
 


 


 

        

 


 


 



t



 

 


 


 


 


 


 


 
!
 "

 
*

 
,

 
0
 1

 


 

/ 0 T!U![!b!n!o!s!v!!!!!!($
!;$$l
 
tFf!<8^$!!!!!!(":"y"""""""""R#S#U#X#k#!$"$Y$Z$\$_$q$$D%ľ~xrmga[UO
 
r

 


 


 


 

 

 


 


 


 


 


 

 

 


 
!

 
/

 
2

 
4
 5

 
s

 
t

 


 


 


 


 


 

 

 


 
&
!!!!(":"y"""""""""R#L;$$l
 
tFf!<8^$;$$l
 
tFf!<8^R#S#U#X#k#!$"$Y$Z$\$_$q$$D%E%F%H%K%]%%%%%ðü$;$$l
 
tFf!<8^D%E%F%H%K%]%%%%%%%%(&)&@&A&c&d&&&&&&&&&
''1'2'4'ſ|tnhb\WQ
 

 

 


 
&

 
O

 
Q

 
S
        T

 
`

 
g

 
m
n


A


   

 


 
,

 
F

 
I

 
K
 L

 
e

 


 


 


 

 

 

%%%%(&)&@&A&c&d&&&&&&;$$l
 
tFf!<8^$&&&&
''1'2'4'6'['m''H|8;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^4'6'['m'''''''''((((%(=():)E)O)Y)d)e)f)j)l)t)u))ſ~xrmga[VR
 

 


 


 

 

 


 


 


 


 


 


 


 


 


 


 
 
 !

 
g

 
i

 
k
 l

 


 


 

 

 


 


 


 

''''''''((((%(=():)E)O)Y)d)e)f)j) ,L<$;$$l
 
tFf!<8^j)l)t)u)))))))))))w$
!=$$l4
 
tFf!<8^;$$l
 
tFf!<8^$
)))))))))))C*D*F*H*e*++++++,,,,,,-..ľ~xsmga[UP       [

 


 


 


 


 

 

 


 


 


 


 

 

 


 


 
.

 
0

 
2
 3

 
w

 


 


 


 

        

 


 


 



))C*D*F*H*e*++++++,,,D<;$$l
 
tFf!<8^;$$l
 
tFf!<8^$,,,,-... .?.///0000000001`(;$$l
 
tFf!<8^$.. .?.///00000000011111H2Z2[2\2|2}233333ľ~yunjfb\VP
 


 


 




&

   

 
.

 


 


 

 

 


 


 


 


 

 

 


 
\

 
t

 
v

 
x
 y

 


 
7

 
V

 
X

 
Z
11111H2Z2[2\2|2}233333;$$l
 
tFf!<8^$33333444494d4e4g4i444445/5052545s5t5v5x55555þ~xsmga\VP
 


 

 

 


 


 

 

 


 


 

 

 
J

 
u

 
w

 
y
 z

 


 


 

 

 


 
;

 
=

 
?
 @

 
k

 


 


 

        
33333444494d4T|X;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^
 
d4e4g4i444445/5052545s5t5v5l=$$l%
 
tFf!<8^$;$$l
 
tFf!<8^v5x555555556@6A6B6W6X66666666x;$$l
 
tFf!<8^$55556@6A6B6W6X66666666779:   :::p:1;2;8;?;K;L;P;R;n;o;t;v;;;{uoj h

 


 


 

        

 


 


 

        

 


 


 




R
l


 
@

     

 
N

 
P

 
R
 S

 

&6779:	:::p:1;2;8;?;K;L;P;R;n;$
!;$$l
 
tFf!<8^$
!n;o;t;v;;;;;;;;;<<<Ø|;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^;;;;;;;<<<
 
<'<(<)<6<7<<Q=R=X=_=k=l=p=r=======ľ{uphb\W        g

 


 


 

        

 


 


 

        

 


 


 





1
       

 


 


 

      

 
&

 
(

 
.
 /

 
_

 
a

 
g
<
 
<'<(<)<6<7<<Q=R=X=_=k=l=|t;$$l
 
tFf!<8^=$$l5
 
tFf!<8^$
l=p=r=============>>>!>I>l;$$l
 
tFf!<8^$$
!=======>>>!>I>J>P>R>y>z>>>>>>>>>{?|???FAAA|B¼{wsokgc_[W

^


(
)



 



     

 


 


 

 

 


 


 

 

 
       

 


 

 

 
C

 
E

 
K
        L

 
_

 
a

 
f
 I>J>P>R>y>z>>>>=$$l,
 
tFf!<8^$;$$l
 
tFf!<8^>>>>>>{?|???FAAA|B}B-C.CBCCCuCvC=$$l
 
tFf!<8^|B}B-C.CBCCCuCvCCCDdDDDDDPEEFF"G#GHHHHHHH0J2JJJǾ~zvrnjf`\XTT



 








e    
 

 
 

 
 

 
 

^ 
_


   
 

( 
 

P 
 

 
 

 



v
w
'
(
 vCCCDdDDDDDPEEFF"G#GHHHHHHH0J2JJJJJ
 
&F
 
&FJJJJJK
 
KK*K.K>KFKXKKKKLLLLXL\L^L`LdLeLnLLLLLLLLLLL
MMM S
'>:>l ג{r:-q_Mp[>aӟLjo)s{6/
 
0000&PP/R / =!"#$%8
 
0000&PP/R / =!"#$%200&PP/R / =!"#$%+0P/R / =!"#$%@=p]@ִTuXLj(ٔ>x]tUՙ}s$ :"bŦbGNs" 4$cHb退3Zt!iHĮJ%26(Պ>rQwrsܓk쵾|}gGa|0>B)#7?\Vc*dÁI50vcaլX+N5,IW@H)H}q΋9OQTaMIN8l6:^ݘdԘGZ˯z#ǐQps|L3&w#Sו(j[YBV_5+ԗ@3Z-zQ 'փ׫z5뵕*׍fؓ:?Bй4XHc0Ol :j*U\`R
 
kurm/O /wCyp~-5HfpJ 3p\tr^.ҝg@L˃+*c0,ue
 
N51c+[L5)>{_17ېE^PJT!o79yY
 
?'b)PS!6(
~s2k))ج^ҿo3TtmzF}bNyZď+JGL'JlF]LH{q^)KiOcb)TE\kX_l2OEϡ7j+1])L˟9uK0'k]"eK^J*
 
kl}3SD;p9
4d}ڵ=5@HFEaҗ8vop(8 t+OvSWzAa*:З5]nvO7AwG+V|.C>I~H?..)-zc2U(䣲SG'5BN%N>壉
}U~O?$l:1~)3].srn@udS=ȃ<៣[|m"oVFhFp	UBU} :,s85Rޠv ot6!HUCQL;z#:Ǜ!men/Ls|Q{":5?Q\F{BnLWT9T%)uj+8lN*N8$9oOhm'K$6Kt
x&umG,ޜ,̫@#Zbe:2F6&6x#ORuSީ>R'5TNHP$׼l.u6ܮQzBpҺGL=#HWzxyOpH6i>ޗ86}!+Ytp˱Su{5^$qMIr̶.oҭ8܈>a]enNtnNwD!}QdTwv;y";POG(7뒖&C@اW!%!t,t-fk%VNZ[-k^ss|֞?򱬭c4V22
cBh#50C!kn``k[ e_T,-Ek}7{%q{jmbEG _:%ez|Q;gK
 
ae=_݃=4YbE-B~k^jaX%v/|m@V%iEǡ{&xm'R>̽?NzsqA_ʆR\eР+h&`٠{#/kv11S     C/[-s2qQ:iz0^}x cIɶ=^iO.}
!si<ڒ/oqR6!͎wNR`uj+8l6
 
'T`=vLb!AiFNг5Bk>u';f~'e~WT\;       c}wEk3sv@A3͈Z=h_;؜'c?"Wڿc78v+69C)KO1S:ȋmLP;1|LR6GD޲~D!ӣFp     !{{qƿca6YuQpײ~qLq/7<Xg9TxYƲ,M^&<`zM:shA`hu*(/ڻB>RG    >CNhiూG+xGp
 
>_DOS   Nx5?(AC7QF~D'o͂Eơ??-x$eC_,%u        ɼKFM*cC~Q[
~A{KuɆZ_9MՎwVJ8
RTm{簶}vflVE'
 
@pI/|L|K_*2Y^d_.
 
?*x
 
k(GW>FIsRF>ӛ߉y^<}s靚#oR6~n+Ck6
 
%W4+MZEh~'}+]aFs
 
~@?$x_   nQߏ    ~\7  ~R8~B/s[i|nk+eۢ"xNZbk?oZ-
Ngl,vK+J!svY"^ck/W}܋
 
~O5{5.xO:՟E~sTK,nec,t71TKH?dSܭf/;94#:aޠoIn^s פ6᪰    fy9\=8bdWw͈?ck4,j*,1jFT8 S_')AuD.;jG
 
Y"vᚿ
 
=4( _$T;SJ#+@gVd{_σEZD.Y6O)TV[Yg+ۼQK|ّ)sm{kJ-fɶWGQCG_ܾGcmU}N>[=       eKUB;kzDλѷzY2PWfBL;)swZld$uEٽ27?Q\Q\]X[Yq2xq^HPWP
 
>^;w*M+MCǛh77톎ƟWw6)/mJG忌]ƛN`~ȟyf\׌뛑vlwCH;t!Cs>ރqxzO=uM=N;l`{5n8b7(@;}FO@n~8"@ǭ-z)UY}*pqVc#vO@o{W1joD,-%{7βT>YHѷGq/BPYyYJJo,7yYj,7w"F_^K?j5zR__"}^ڥMإ.mKgvy]ܫvyviM)]h;E2:]_2,eB˄(?n
Ke    ;FYže(GY(d{YψBb}BZc,),)Q:LS   n{~N
 
9Œ2>l~P@Dl%Y[TUűoU/Lky|rc)8{:}W:Ols2W{[psҹﻴs`ؕJdÌB>+e-EHe$Ψj"Uo^ײc#^\ْ,RrXs}6iײ5;2s);NV"wQl>l,෈_%s{ŎM\:ٶYa#m۟˾/ORخ79=GEzw6l6[7oI;ntnN3"Tͺt}~Hɔel=}4;u;QsSP2NS{
޿U﹣یQȧEL"TỎiw^~/M[aӇ8-en)wO;[iuf˩}NDǾRjy7#(ts 5,6 clear conditions fixed.
In IIR, THRE was fixed.
Debug registers were added to Registers.
Debug interface was added to Operation.
WISHBONE interface ports width modified and  wb_sel_i signal is added to the list.0.611/08/02Jacob GorbanAdded opti{DyK
Introduction{DyK
IntroductionqDyKIOportsqDyKIOportsoDyKClocksoDyKClocksuDyK
 
RegistersuDyK
 
RegistersuDyK
 
OperationuDyK
 
Operation{DyK
Architecture{DyK
ArchitectureiDyKIERiDyKIIRiDyKFCRiDyKLCRiDyKMCRiDyKLSRiDyKMSRDyKDivisorLatchesoDyKDebug1oDyKDebug2Donal BAUD_O output

Contents


 REF Introduction \h  \* MERGEFORMAT Introduction     & & & & & & & & & & & & & & & & & &     PAGEREF Introduction \h 1

 REF IOports \h  \* MERGEFORMAT IO ports      & & & & & & & & & & & & & & & & & &     PAGEREF IOports \h 2

 REF Clocks \h  \* MERGEFORMAT Clocks      & & & & & & & & & & & & & & & & & &     PAGEREF Clocks
 \h 3

 REF Registers \h  \* MERGEFORMAT Registers  & & & & & & & & & & & & & & & & & &     PAGEREF Registers \h 4

 REF Operation \h  \* MERGEFORMAT Operation      & & & & & & & & & & & & & & & & & &     PAGEREF Operation \h 13

 REF Architecture \h  \* MERGEFORMAT Architecture        & & & & & & & & & & & & & & & & & &     PAGEREF Architecture \h 151
Introduction

The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication w,.DFVXZtv*,dfvx~t````aaaJaLahajanaaaaDfFfpfrfffffff
 
ggggggg8gj|#CJUj#CJUCJ
jCJU6CJ(j5CJ U5CJ 6CJ CJ 5CJ4CJ`OJQJ5B*PJmH      nHo(5B*PJmH   nHCv*,dfxz|~P`R`T`V`X`Z`\`^```
f!1$H$7$8$>:>l ג{r:-q_Mp[>aӟLjo)s{6/
 
B*UB*0J
j0JUB*0JjB*Uj     B*UA>:>l ג{r:-q_Mp[>aӟLjo)s{6/
 
)))))))8):)Z)\)l)n))))))))))))*** *J*L*t*v*x*z*|********jaCJUj
CJUj
CJUj
CJUjCJUj&CJUjCJUCJ
jCJU6CJ(6CJ 5CJ j5CJ U=&$($0$2$L$d$f$n$~$$$|fF$$l
 
t\3
!<c
 
$$
!F$$l
 
t\3
!<c
 

 
$$$$%`%b%j%|%%%%%%%>&n&&''''$F$$l
 
t\3
!<c
 
'''&(((*(.(@(B(D())))l*~**@+B+

3$
!F$$l
 
t\3
!<c
 
$**+
 
+6+8+:+<+>+B+D+h+j++++++++++,,,,2,4,T,V,n,p,,,,,,,,,//<<<<<=
 
=v=x======>>H>J>L>d>f>>jUjU0Jj+U jU5jCJUj5CJUjCJUjKCJUjCJUCJ
jCJU?B+,,,,,,////L0t01b1d1f1l1~11111112$&d0
 
&F
322222D2F2X2\2h22fF$$l
 
t\      !$$
!F$$l
 
t\      !
 
2222222
 
3336383J3Z3f3|3~333333$F$$l
 
t\      !3333$4&484<4H4z4|444444444.505F$$l
 
t\      !$0525h5j5t555555555F$$l
 
t\n/!Sn$55566T66777 7h7j7XrrpnCEƀb$F$$l
 
t\n/!Snj7t77777777888fF$$l
 
t\j      
!Rn$
!F$$l
 
t\j      
!Rn$8 8,8\8^8r8v888888888
 
9996989L9P9F$$l
 
t\j      
!Rn$P9\9z9|999999999
 
::: :<:>:H:V:F$$l
 
t\j      
!Rn$V:n::::::::::\W8[$$l4ֈ}y    E$$l4\y `1``$$$
 
:::;0;2;P;R;X;l;n;;;;;;;;Y$$lֈ}y 1$;;<<<<:<<<<<PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       <<<<<====t=v=====>>h>l>p>|LQ$$l
 
trj        
+f!     nS[$p>t>>>>???2?4?????????@@(Q$$l
 
trj        
+f!     nS[$>>>>>>>4?6?`?b?d?~?????????,@.@X@Z@\@t@v@AABB&C(C*CDCFCRC`C~CCCC:D\E^EEEEEEEEEFFF"F$FȨȔj7B*UX
0J7B*Xj7B*UXj7B*UX  7B*TnHo(       7B*Xj
 
UH*jUj8UjU0JjfU     jU:@*@,@x@|@@@@@@@FABBBBBBBQ$$l
 
trj        
+f!     nS[$BBbC~CCCCCCCPQ$$l
 
trbBf!
nS$
 
$$
!Q$$l
 
trbBf!
nS$
 
       CCCD:DDEEE(E4EBEZEX$$l
 
trbBf!
nS$
 
        
 
$
ZE\EEEEEEE&F,FPQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       ,F2F6FbFdFfFjFFFPGRG^GlGGQ$$l
 
trj        
+f!     nS[$
$FbFPKZK@MMMMNNOO:Q>QTRXRRSS2S]]]]]]^^llllll
 
mmtRTҋLNRүԯ68:\^pùŶ
j0JUB*0JjgB*UB*jB*U jU57B*T7B*H*T   7B*TnH        j
5B*nHo(nHo(H*5    7B*XCGGGGGGHHHHxHHH|H;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^HHHHI I>I@IDIJIxIIIIIIJJJ*J,JJÜ$;$$l
 
tFf!<8^JJPK&L>M@MLMXMdMvMMMMMMM$$h$$l\4֞nJ
U"7j   $$qq$MMM&NNNNNNNNONOOOOOt<$d$$l֞nJ
U"7j	$$$OOOOP*Q,Q0Q4Q8Q@QQQDRFRJRNR4@d$$l֞nJ
U"7j	$$$NRRRZRtRRRRRS~SSSSSSxUzUd$$l֞nJ
U"7j	$$$zUUUUUUUVVVVW|;$$l
 
tFf!<8^$
!;$$l
 
tFf!<8^$WWWW&Y(Y0Y4YDYFYNYRYYYYZ4Z6Z8ZhZjZZÜ<$;$$l
 
tFf!<8^ZZ\\]]*],]4]:]]]^ ^>^($
!;$$l
 
tFf!<8^$>^@^D^J^^^@_f_h_____`.``L;$$l
 
tFf!<8^$;$$l
 
tFf!<8^````$abbcccc0cjcdddddeeeeeðü$;$$l
 
tFf!<8^eeeLfffffggggggh;$$l
 
tFf!<8^$hhhhhhhhhhhi(iLiH|8;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^LiNiRiViiiiirjtjxj|jjjzllllmmmm"m ,L<$;$$l
 
tFf!<8^"m&m6m8mVmmmmmmmmm
 
nw$
!=$$l4
 
tFf!<8^;$$l
 
tFf!<8^$
 
nLnnnnnoqqqqqrsssD<;$$l
 
tFf!<8^;$$l
 
tFf!<8^$sss*t vvvvvvyHzJzNzRzz{{{{|<|j}`(;$$l
 
tFf!<8^$j}}}}}~FH;$$l
 
tFf!<8^$ƁʁjlptT|X;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^
 
 V46:l=$$l%
 
tFf!<8^$;$$l
 
tFf!<8^:>…ƅDFJNΆІ҆Z\·,x;$$l
 
tFf!<8^$,RTR^`z|.̐*$
!;$$l
 
tFf!<8^$
!*,6:PR^Ø|;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^yKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/{DyK
Introduction{DyK
IntroductionqDyKIOportsqDyKIOportsoDyKClocksoDyKClocksuDyK
 
RegistersuDyK
 
RegistersuDyK
 
OperationuDyK
 
Operation{DyK
Architecture{DyK
ArchitectureiDyKIERiDyKIIRiDyKFCRiDyKLCRiDyKMCRiDyKLSRiDyKMSRDyKDivisorLatchesoDyKDebug1oDyKDebug2DyKyK4http://www.opencores Holding Register or reading IIR.0004thModem StatusCTS, DSR, RI or DCD.Reading the Modem status register.
Bits 4 and 5: Logic  0 .
Bits 6 and 7: Logic  1  for compatibility reason.

Reset Value: C1h

4.4 FIFO Control Register (FCR)

The FCR allo^bn$&|t;$$l
 
tFf!<8^=$$l5
 
tFf!<8^$
&.2^`hlԕ֕
 
~l;$$l
 
tFf!<8^$$
!@BNR=$$l,
 
tFf!<8^$;$$l
 
tFf!<8^DFڜhjFHҠԠ8:=$$l
 
tFf!<8^:\Lv~T
 
&F
 
&FTʰ̰ln8:<²IJ,.DFXZtv1$H$7$8$ $$d&d°İưȰ̰ΰ>@PRT`bfhjnp
 
.046JLxz|~IJ,.DFVXZtv5B*PJmH    nHo(5B*PJmH   nH  jUjB*UB*0JjB*UB*jB*U
j0JU0JIws selection of the FIFO trigger level (the number of bytes in FIFO required to enable the Received Data Available interrupt).  In addition, the FIFOs can be cleared using this register. 

Bit #AccessDescription0WIgnored (Used to enable FIFOs in NS16550D). Since this UART only supports FIFO mode, this bit is ignored.1WWriting a  1  to bit 1 clears the Receiver FIFO and resets its logic. But it doesn t clear the shift register, i.e. receiving of the current character continues.2WWriting a  1  t8
 
0000&PP/R / =!"#$%8
 
0000&PP/R / =!"#$%200&PP/R / =!"#$%+0P/R / =!"#$%@=p]@ִTuXLj(ٔ>x]tUՙ}s$ :"bŦbGNs" 4$cHb退3Zt!iHĮJ%26(Պ>rQwrsܓk쵾|}gGa|0>B)#7?\Vc*dÁI50vcaլX+N5,IW@H)H}q΋9OQTaMIN8l6:^ݘdԘGZ˯z#ǐQps|L3&w#Sו(j[YBV_5+ԗ@3Z-zQ 'փ׫z5뵕*׍fؓ:?Bй4XHc0Ol :j*U\`R
 
kurm/O /wCyp~-5HfpJ 3p\tr^.ҝg@L˃+*c0,ue
 
N51c+[L5)>{_17ېE^PJT!o79yY
 
?'b)PS!6(
~s2k))ج^ҿo3TtmzF}bNyZď+JGL'JlF]LH{q^)KiOcb)TE\kX_l2OEϡ7j+1])L˟9uK0'k]"eK^J*
 
kl}3SD;p9
4d}ڵ=5@HFEaҗ8vop(8 t+OvSWzAa*:З5]nvO7AwG+V|.C>I~H?..)-zc2U(䣲SG'5BN%N>壉
}U~O?$l:1~)3].srn@udS=ȃ<៣[|m"oVFhFp	UBU} :,s85Rޠv ot6!HUCQL;z#:Ǜ!men/Ls|Q{":5?Q\F{BnLWT9T%)uj+8lN*N8$9oOhm'K$6Kt
x&umG,ޜ,̫@#Zbe:2F6&6x#ORuSީ>R'5TNHP$׼l.u6ܮQzBpҺGL=#HWzxyOpH6i>ޗ86}!+Ytp˱Su{5^$qMIr̶.oҭ8܈>a]enNtnNwD!}QdTwv;y";POG(7뒖&C@اW!%!t,t-fk%VNZ[-k^ss|֞?򱬭c4V22
cBh#50C!kn``k[ e_T,-Ek}7{%q{jmbEG _:%ez|Q;gK
 
ae=_݃=4YbE-B~k^jaX%v/|m@V%iEǡ{&xm'R>̽?NzsqA_ʆR\eР+h&`٠{#/kv11S     C/[-s2qQ:iz0^}x cIɶ=^iO.}
!si<ڒ/oqR6!͎wNR`uj+8l6
 
'T`=vLb!AiFNг5Bk>u';f~'e~WT\;       c}wEk3sv@A3͈Z=h_;؜'c?"Wڿc78v+69C)KO1S:ȋmLP;1|LR6GD޲~D!ӣFp     !{{qƿca6YuQpײ~qLq/7<Xg9TxYƲ,M^&<`zM:shA`hu*(/ڻB>RG    >CNhiూG+xGp
 
>_DOS   Nx5?(AC7QF~D'o͂Eơ??-x$eC_,%u        ɼKFM*cC~Q[
~A{KuɆZ_9MՎwVJ8
RTm{簶}vflVE'
 
@pI/|L|K_*2Y^d_.
 
?*x
 
k(GW>FIsRF>ӛ߉y^<}s靚#oR6~n+Ck6
 
%W4+MZEh~'}+]aFs
 
~@?$x_   nQߏ    ~\7  ~R8~B/s[i|nk+eۢ"xNZbk?oZ-
Ngl,vK+J!svY"^ck/W}܋
 
~O5{5.xO:՟E~sTK,nec,t71TKH?dSܭf/;94#:aޠoIn^s פ6᪰    fy9\=8bdWw͈?ck4,j*,1jFT8 S_')AuD.;jG
 
Y"vᚿ
 
=4( _$T;SJ#+@gVd{_σEZD.Y6O)TV[Yg+ۼQK|ّ)sm{kJ-fɶWGQCG_ܾGcmU}N>[=       eKUB;kzDλѷzY2PWfBL;)swZld$uEٽ27?Q\Q\]X[Yq2xq^HPWP
 
>^;w*M+MCǛh77톎ƟWw6)/mJG忌]ƛN`~ȟyf\׌뛑vlwCH;t!Cs>ރqxzO=uM=N;l`{5n8b7(@;}FO@n~8"@ǭ-z)UY}*pqVc#vO@o{W1joD,-%{7βT>YHѷGq/BPYyYJJo,7yYj,7w"F_^K?j5zR__"}^ڥMإ.mKgvy]ܫvyviM)]h;E2:]_2,eB˄(?n
Ke    ;FYže(GY(d{YψBb}BZc,),)Q:LS   n{~N
 
9Œ2>l~P@Dl%Y[TUűoU/Lky|rc)8{:}W:Ols2W{[psҹﻴs`ؕJdÌB>+e-EHe$Ψj"Uo^ײc#^\ْ,RrXs}6iײ5;2s);NV"wQl>l,෈_%s{ŎM\:ٶYa#m۟˾/ORخ79=GEzw6l6[7oI;ntnN3"Tͺt}~Hɔel=}4;u;QsSP2NS{
޿U﹣یQȧEL"TỎiw^~/M[aӇ8-en)wO;[iuf˩}NDǾRjy7#(o bit 2 clears the Transmitter FIFO and resets its logic. The shift register is not cleared, i.e. transmitting of the current character continues.5-3WIgnored7-6WDefine the Receiver FIFO Interrupt trigger level
   00    1 byte
    01    4 bytes
  10   
 
.046JLxz|~,.DFVXZtv:<tvt~~~~JLhjnúúúǶ6CJ(j5CJ U5CJ 6CJ CJ 5CJ4CJ`OJQJ5B*PJmH	nHo(5B*PJmH	nH	jU0J
j0JUB*Hv:<tvP~R~T~V~X~Z~\~^~`~
f!1$H$7$8$>:>l ג{r:-q_Mp[>aӟLjo)s{6/
 
t\3
!<c
 
$
!F$$l
 
t\3
!<c
 
$`bj|ȁځ>nF$$l
 
t\3
!<c
 
$҃&(0B`:

3$
!F$$l
 
t\3
!<c
 
$(`pބDFxz|~ȅʅڅ܅02468<>\^~68JLvxjb1CJUj0CJUj0CJUj0CJUj/CJUj'/CJUj.CJUCJ
jCJUnHnHo(>:<چrtHLfh 46~Ѝҍԍڍ,&d0
 
&F
3և؇8:fhjnptvˆĈ܈ވ
 
<>@DFH 4&(RTVvxDFҚԚ:j4Uj4U0Jj,4U  jU5j3CJUj63CJUj2CJUjL2CJUCJ
jCJUj1CJU=,.8DXprz~dF$$l
 
t\      !$
!F$$l
 
t\      !$Ǝʎ֎ ,dfx|ȏԏF$$l
 
t\      !$46FJVBDVZF$$l
 
t\      !$ 8 bytes
   11    14 bytes
Reset Value : 11000000b

4.5 Line Control Register (LCR)

The line control register allows the specification of the format of the asynchronous data communication used. A bit in the register also allows access to the Divisor Latches, which define the baud rate. Reading from the register is allowed to check the current settings of the communication.

Bit #AccessDescription1-0RWSelect number of bits in each character
  00    5 bits    no function
      01    6 bits    no function
      10    7 bits
    11    8 bits2RWSpecify the number of generated stop bits
    0    1 stop bit
      1    1.5 stop bits when 5-bit character length selected and 
          2 bits otherwise

Note that the receiver always checks the first stop bit only.3RWParity Enable
        0    No parity
        1    Parity bit is generated on each outgoing character and                    is checked on each incoming one.4RWEven Parity select
    0    Odd number of  1  is transmitted and checked in each word (data and parity combined). In other words, if the data has an even number of  1  in it, then the parity bit is  1 .

    1    Even number of  1  is transmitted in each word.5RWStick Parity bit.
    0    Stick Parity disabled
        1  - If bits 3 and 4 are logic  1 , the parity bit is transmitted and checked as logic  0 . If bit 3 is  1  and bit 4 is  0  then the parity bit is transmitted and checked as  1 .
6RWBreak Control bit
    1    the serial out is forced into logic  0  (break state).
      0    break is disabled7RWDivisor Latch Access bit.
        1    The divisor latches can be accessed
    0    The normal registers are accessedReset Value: 00000011b

4.6 Modem Control Register (MCR)

The modem control register allows transferring control signals to a modem connected to the UART.

Bit #AccessDescri
 

 !"ption0WData Terminal Ready (DTR) signal control
      0    DTR is  1 
      1    DTR is  0 1WRequest To Send (RTS) signal control
  0    RTS is  1 
      1    RTS is  0 2WOut1. In loopback mode, connected Ring Indicator (RI) signal input3WOut2. In loopback mode, connected to Data Carrier Detect (DCD) input.4WLoopback mode
  0    normal operation
  1    loopback mode. When in loopback mode, the Serial Output Signal (STX_PAD_O) is set to logic  1 . The signal of the transmitter shift register is internally connected to the input of the receiver shift register.
The following connections are made:
DTR (  DSR
RTS ( CTS
Out1 ( RI
Out2 ( DCD
7-5WIgnoredReset Value: 0
4.7 Line Status Register (LSR)

Bit #AccessDescription0RData Ready (DR) indicator.
        0    No characters in the FIFO
        1    At least one character has been received and is in the FIFO.1ROverrun Error (OE) indicator
      1    If the FIFO is full and another character has been received in the receiver shift register. If another character is starting to arrive, it will overwrite the data in the shift register but the FIFO will remain intact. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
      0    No overrun state2RParity Error (PE) indicator
        1    The character that is currently at the top of the FIFO has been received with parity error. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
  0    No parity error in the current character3RFraming cked as logic  0 . If bit 3 is  1  and bit 4 is  0  then the parity bit is transmitted and checked as  1 .
6RWBreak Control bit
        1    the serial out is forced into logic  0  (break state).
      0    break is disabled7RWDivisor Latch Access bit.
        1    The divisor latches can be accessed
    0    The normal registers are accessedReset Value: 00000011b

4.6 Modem Control Register (MCR)

The modem control register allows transferring control signals to a modem connected to the UART.

Bit #AccessDescription0WData Terminal Ready (DTR) signal control
      0    DTR is  1 
      1    DTR is  0 1WRequest To Send (RTS) signal control
  0    RTS is  1 
      1    RTS is  0 2WOut1. In loopback mode, connected Ring Indicator (RI) signal input3WOut2. In loopback mode, connected to Data Carrier Detect (DCD) input.4WLoopback mode
  0    normal operation
  1    loopback mode. When in loopback mode, the Serial Output Signal (STX_PAD_O) is set to logic  1 . The signal of the transmitter shift register is internally connected to the input of the receiver shift register.
The following connections are made:
DTR (  DSR
RTS ( CTS
Out1 ( RI
Out2 ( DCD
7-5WIgnoredReset Value: 0
4.7 Line Status Register (LSR)

Bit #AccessDescription0RData Ready (DR) indicator.
        0    No characters in the FIFO
        1    At least one character has been received and is in the FIFO.1ROverrun Error (OE) indicator
      1    If the FIFO is full and another character has been received in the receiver shift register. If another character is starting to arrive, it will overwrite the data in the shift register but the FIFO will remain intact. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
      0    No overrun state2RParity Error (PE) indicator
        1    The character that is currently at the top of the FIFO has been received with parity error. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
  0    No parity error in the current character3RFraming Error (FE) indicator
      1    The received character at the top of the FIFO did not have a valid stop bit. Of course, generally, it might be that all the following data is corrupt. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
    0    No framing error in the current character 4RBreak Interrupt (BI) indicator
      1   A break condition has been reached in the current character. The break occurs when the line is held in logic 0 for a time of one character (start bit + data + parity + stop bit). In that case, one zero character enters the FIFO and the UART waits for a valid start bit to receive next character. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
    0    No break condition in the current character5RTransmit FIFO is empty.
  1    The transmitter FIFO is empty. Generates Transmitter Holding Register Empty interrupt. The bit is cleared when data is being been written to the transmitter FIFO.
      0    Otherwise6RTransmitter Empty indicator.
    1    Both the transmitter FIFO and transmitter shift register are empty. The bit is cleared when data is being been written to the transmitter FIFO.
    0    Otherwise7R      1    At least one parity error, framing error or break indications have been received and are inside the FIFO. The bit is cleared upon reading from the register.
  0    Otherwise.
4.8 Modem Status Register (MSR)

The register displays the current state of the modem control lines. Also, four bits also provide an indication in the state of one of the modem status lines. These bits are set to  1  when a change in corresponding line has been detected and they are reset when the register is being read.

Bit #AccessDescription0RDelta Clear To Send (DCTS) indicator
    1    The CTS line has changed its state.1RDelta Data Set Ready (DDSR) indicator
      1    The DSR line has changed its state.2RTrailing Edge of Ring Indicator (TERI) detector. The RI line has changed its state from low to high state.3RDelta Data Carrier Detect (DDCD) indicator
    1    The DCD line has changed its state.4RComplement of the CTS input or equals to RTS in loopback mode.5RComplement of the DSR input or equals to DTR in loopback mode.6RComplement of the RI input or equals to Out1 in loopback mode.7RComplement of the DCD input or equals to Out2 in loopback mode.
4.9 Divisor Latches 

baud_reg =    F  / (16 * B)   *  10exp6    -1

F : clk_i  frequency  MHz
B : baud rate  bps

Exsample :
      64.1 = 20  / (16*19200)    * 10exp6  - 1
     baud_reg = 64

The divisor latches can be accessed by setting the 7th bit of LCR to  1 . You should restore this bit to  0  after setting the divisor latches in order to restore access to the other registers that occupy the same addresses. The 2 bytes form one 16-bit register, which is internally accessed as a single number. You should therefore set all 2 bytes of the register to ensure normal operation. The register is set to the default value of 0 on reset, which disables all serial I/O operations in order to ensure explicit setup of the register in the software. The value set should be equal to (system clock speed) / (16 x desired baud rate).
The internal counter starts to work when the LSB of DL is written, so when setting the divisor, write the MSB first and the LSB last.

4.10 Debug 1

This register is only available when the core has 32-bit data bus and 5-bit address bus.
It is read only and is provided for debugging purposes of chip testing as it is not part of the original UART16550 device specifications. Reading from the does not influence core s bahaviour. 

Bit #AccessDescription7-0RLine Status Register value.11-8RInterrupt Enable Register value (bits 3-0).15-12RInterrupt Identifier Register value (bits 3-0).23-16RLine Control Register value.31-24RModem Status Register value.
4.11 Debug 2

This register is only available when the core has 32-bit data bus and 5-bit address bus.
It is read only and is provided for debugging purposes of chip testing as it is not part of the original UART16550 device specifications. Reading from the does not influence core s bahaviour. 

Bit #AccessDescription2-0RTransmitter FSM state7-3RNumber of characters in Transmitter FIFO (tf_count)11-8RReceiver FSM state16-12RNumber of characters in Receiver FIFO (rf_count)18-17RModem Control Register value (bits 4-0)23-19RFIFO Control Register value (bits 7-6)31-24RReserved. Returned value is 0.
5
Operation

This UART core is very similar in operation to the standard 16550 UART chip with the main exception being that only the FIFO mode is supported. The scratch register is removed, as it serves no purpose.

This core can operate in 8-bit data bus mode or in 32-bit bus mode, which is now the default mode.

The 32-bit mode is fully WISHBONE compatible and it uses the WISHBONE [SEL_I] signal to properly receive and return 8-bit data on 32-bit data bus. The 8-bit version might have problems in various WISHBONE implementations because a 32-bit master reading from 8-bit bus can expect data on different bytes of the 4-byte word, depending on the register address.
Also, in 32-bit data bus mode, the [ADR_I] is 5 and not 3 bits wide.  

In addition, in the 32-bit data bus mode a debug interface is present in the system. This interface has 2 32-bit registers that can be read to provide non-intrusive look into the core s registers and other internal values of importance. 

The selection between 32- and 8-bits data bus  modes is performed by defining DATA_BUS_WIDTH_8 in uart_defines.v, uart_top.v or on the compiler/synthesizer tool command line. 

5.1 Initialization 

Upon reset the core performs the following tasks:

The receiver and transmitter FIFOs are cleared.
The receiver and transmitter shift registers are cleared
The Divisor Latch register is set to 0.
The Line Control Register is set to communication of 8 bits of data, no parity, 1 stop bit. 
All interrupts are disabled in the Interrupt Enable Register.

For proper operation, perform the following:

Set the Line Control Register to the desired line control parameters. Set bit 7 to  1  to allow access to the Divisor Latches.
Set the Divisor Latches, MSB first, LSB next. 
Set bit 7 of LCR to  0  to disable access to Divisor Latches. At this time the transmission engine starts working and data can be sent and received.
Set the FIFO trigger level. Generally, higher trigger level values produce less interrupt to the system, so setting it to 14 bytes is recommended if the system responds fast enough.
Enable desired interrupts by setting appropriate bits in the Interrupt Enable register.

Remember that (Input Clock Speed)/(Divisor Latch value) = 16 x the communication baud rate. Since the protocol is asynchronous and the sampling of the bits is performed in the perceived middle of the bit time, it is highly immune to small differences in the clocks of the sending and receiving sides, yet no such assumption should be made when calculating the Divisor Latch values.



6
Architecture

The core implements the WISNBONE SoC bus interface for communication with the system. It has an 8-bit data bus for compatibility reason. The core requires one interrupt. It requires 2 pads in the chip (serial in and serial out) and, optionally, another six modem control signals, which can otherwise be implemented using general purpose I/Os on the chip.

The block diagram of the core is on the following page.



OpenCores UART16550 core specifications      DATE  \* MERGEFORMAT 10/03/30

HYPERLINK "http://www.opencores.org/"www.opencores.org     Rev 0.1 Preliminary  PAGE   of  SECTIONPAGES2

HYPERLINK "http://www.opencores.org/"www.opencores.org       Rev 0.6  PAGE ii 

HYPERLINK "http://www.opencores.org/"www.opencores.org       Rev 0.6  PAGE 15 of  SECTIONPAGES16


Figure  SEQ Figure \* ARABIC 1 - Block Diagram of the UART core

Fifo_push_rec

Fifo_pop_trans

u_reg

Txd

Fifo_rec

Fifo_trans

wishbone

Fifo_pop_rec

Fifo_push_trans

Uart_receiver

Uart_transmitter

Rxd

System clock <50MHz

Uart_register

Noize shaver & baud circuit

wishbone



`BbBdBfBhBjBlBnBpBrBtBBBBBCCCClCnCCCCCCD$$$$
f!
f!DD&D(D0D2DLDdDfDnD~DD|fF$$l
 
t\3
!<c
 
$
!F$$l
 
t\3
!<c
 
$DDDDDE`EbEjE|EEEEEEE>FnFFGGGF$$l
 
t\3
!<c
 
$GGGG&H(H*H.H@HBHDHIIIIlJ~JJ@K

3$
!F$$l
 
t\3
!<c
 
$IIIIIIJJJ JJJLJtJvJxJzJ|JJJJJJJJJK
 
K6K8K:KKBKDKhKjKKKKKKKKKKLLLL2L4LTLVLnLpLLLLLLLLLOO5j[CJUjCJUjkCJUjCJUjCJUjCJUjCJUj.CJUCJ
jCJU@@KBKLLLLLLOOOOLPtPQbQdQfQlQ~QQQQQQQR$&d0
 
&F
3RRRRRDRFRXR\RhRRfF$$l
 
t\      !$$
!F$$l
 
t\      !
 
RRRRRRR
 
SSS6S8SJSZSfS|S~SSSSSS$F$$l
 
t\      !SSSS$T&T8T
 
t\      !$0U2UhUjUtUUUUUUUUUF$$l
 
t\n/!Sn$UUUVVTVVWWW WhWjWXrrpnCEƀb$F$$l
 
t\n/!SnjWtWWWWWWWWXXXfF$$l
 
t\j      
!Rn$
!F$$l
 
t\j      
!Rn$X X,X\X^XrXvXXXXXXXXX
 
YYY6Y8YLYPYF$$l
 
t\j      
!Rn$PY\YzY|YYYYYYYYY
 
ZZZ ZZHZVZF$$l
 
t\j      
!Rn$VZnZZZZZZZZZZ\W8[$$l4ֈ}y    E$$l4\y `1``$$$
 
ZZZ[0[2[P[R[X[l[n[[[[[[[[Y$$lֈ}y 1$[[\\\\:\<\\\PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       \\\\\]]]]t]v]]]]]^^h^l^p^|LQ$$l
 
trj        
+f!     nS[$O\\\\\]
 
]v]x]]]]]]^^H^J^L^d^f^^^^^^^^4_6_`_b_d_~_________,`.`X`Z`\`t`v`aabb&c(c*cDcFcRc`c~cccc:d\e       7B*TnHo(       7B*XjUH*jLUjUjzUjUjUj?U0JjU     jUBp^t^^^^___2_4_________``(Q$$l
 
trj        
+f!     nS[$`*`,`x`|```````FabbbbbbbQ$$l
 
trj        
+f!     nS[$bbbc~cccccccPQ$$l
 
trbBf!
nS$
 
$$
!Q$$l
 
trbBf!
nS$
 
       cccd:ddeee(e4eBeZeX$$l
 
trbBf!
nS$
 
        
 
$
Ze\eeeeeee&f,fPQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       \e^eeeeeeeeefff"f$fbfPkZk@mmmmnnoo:q>qTrXrrss2s}}}}}}~~ʌ̌
 
tRTҫdȺ57B*T7B*H*T       7B*TnH        j
5B*nHo(nHo(H*5j 7B*UX
0J7B*Xj4 7B*UX  7B*Xj7B*UX@,f2f6fbfdfffjfffPgRg^glggQ$$l
 
trj        
+f!     nS[$
gggggghhhhxhhh|H;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^hhhhi i>i@iDiJixiiiiiijjj*j,jjÜ$;$$l
 
tFf!<8^jjPk&l>m@mLmXmdmvmmmmmmm$$h$$l\4֞nJ
U"7j   $$qq$mmm&nnnnnnnnoNooooot<$d$$l֞nJ
U"7j	$$$oooop*q,q0q4q8q@qqqDrFrJrNr4@d$$l֞nJ
U"7j	$$$NrRrZrtrrrrrs~ssssssxuzud$$l֞nJ
U"7j	$$$zuuuuuuuvvvvw|;$$l
 
tFf!<8^$
!;$$l
 
tFf!<8^$wwww&y(y0y4yDyFyNyRyyyyz4z6z8zhzjzzÜ<$;$$l
 
tFf!<8^zz||}}*},}4}:}}}~ ~>~($
!;$$l
 
tFf!<8^$>~@~D~J~~~@fh.L;$$l
 
tFf!<8^$;$$l
 
tFf!<8^$0jք؄ڄބðü$;$$l
 
tFf!<8^…LΆІ؇ڇ;$$l
 
tFf!<8^$h(LH|8;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^LNRV܉މrtx|ȊzŒ،" ,L<$;$$l
 
tFf!<8^"&68Vʍ̍Ѝԍ
 
w$
!=$$l4
 
tFf!<8^;$$l
 
tFf!<8^$
 
LԎ֎ڎގđƑʑΑD<;$$l
 
tFf!<8^;$$l
 
tFf!<8^$* ̖HJNR֛<j`(;$$l
 
tFf!<8^$jޞFH;$$l
 
tFf!<8^$¡ơʡjlptT|X;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^
 
 V46:l=$$l%
 
tFf!<8^$;$$l
 
tFf!<8^:>¥ƥDFJNΦЦҦZ\Χ,x;$$l
 
tFf!<8^$,RTR^`z|.̰*$
!;$$l
 
tFf!<8^$
!*,6:PR^Ø|;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^^bn$&|t;$$l
 
tFf!<8^=$$l5
 
tFf!<8^$
&.2^`hlԵֵ
 
~l;$$l
 
tFf!<8^$$
!@BNR=$$l,
 
tFf!<8^$;$$l
 
tFf!<8^DFڼhjFH8:=$$l
 
tFf!<8^:\Lv~T
 
&F
 
&FLNR68:\^p>@PRT`bfhjnp
 
.046JLxz|~5B*PJmH        nHj\"B*Uj!B*U0J
j0JUB*0Jj!B*UB*jB*U      jUITln8:<,.DFXZtv1$H$7$8$ $$d&d.org/DyKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/{DyK
Introduction{DyK
IntroductionqDyKIOportsqDyKIOportsoDyKClocksoDyKClocksuDyK
 
RegistersuDyK
 
RegistersuDyK
 
OperationuDyK
 
Operation{DyK
Architecture{DyK
ArchitectureiDyKIERiDyKIIRiDyKFCRiDyKLCRiDyKMCRiDyKLSRiDyKMSRDyKDivisorLatchesoDyKDebug1oDyKDebug2DyKyK4http://www.opencores.org/DyZh֑ؑ(jF$$l
 
t\n/!SnF$$l
 
t\      !$(,:\^lp~’XrrCEƀbF$$l
 
t\n/!Sn$
֓ؓ04Bt$
!F$$l
 
t\j      
!Rn$8
 
0000&PP/R / =!"#$%8
 
0000&PP/R / =!"#$%200&PP/R / =!"#$%+0P/R / =!"#$%@=p]@ִTuXLj(ٔ>x]tUՙ}s$ :"bŦbGNs" 4$cHb退3Zt!iHĮJ%26(Պ>rQwrsܓk쵾|}gGa|0>B)#7?\Vc*dÁI50vcaլX+N5,IW@H)H}q΋9OQTaMIN8l6:^ݘdԘGZ˯z#ǐQps|L3&w#Sו(j[YBV_5+ԗ@3Z-zQ 'փ׫z5뵕*׍fؓ:?Bй4XHc0Ol :j*U\`R
 
kurm/O /wCyp~-5HfpJ 3p\tr^.ҝg@L˃+*c0,ue
 
N51c+[L5)>{_17ېE^PJT!o79yY
 
?'b)PS!6(
~s2k))ج^ҿo3TtmzF}bNyZď+JGL'JlF]LH{q^)KiOcb)TE\kX_l2OEϡ7j+1])L˟9uK0'k]"eK^J*
 
kl}3SD;p9
4d}ڵ=5@HFEaҗ8vop(8 t+OvSWzAa*:З5]nvO7AwG+V|.C>I~H?..)-zc2U(䣲SG'5BN%N>壉
}U~O?$l:1~)3].srn@udS=ȃ<៣[|m"oVFhFp	UBU} :,s85Rޠv ot6!HUCQL;z#:Ǜ!men/Ls|Q{":5?Q\F{BnLWT9T%)uj+8lN*N8$9oOhm'K$6Kt
x&umG,ޜ,̫@#Zbe:2F6&6x#ORuSީ>R'5TNHP$׼l.u6ܮQzBpҺGL=#HWzxyOpH6i>ޗ86}!+Ytp˱Su{5^$qMIr̶.oҭ8܈>a]enNtnNwD!}QdTwv;y";POG(7뒖&C@اW!%!t,t-fk%VNZ[-k^ss|֞?򱬭c4V22
cBh#50C!kn``k[ e_T,-Ek}7{%q{jmbEG _:%ez|Q;gK
 
ae=_݃=4YbE-B~k^jaX%v/|m@V%iEǡ{&xm'R>̽?NzsqA_ʆR\eР+h&`٠{#/kv11S     C/[-s2qQ:iz0^}x cIɶ=^iO.}
!si<ڒ/oqR6!͎wNR`uj+8l6
 
'T`=vLb!AiFNг5Bk>u';f~'e~WT\;       c}wEk3sv@A3͈Z=h_;؜'c?"Wڿc78v+69C)KO1S:ȋmLP;1|LR6GD޲~D!ӣFp     !{{qƿca6YuQpײ~qLq/7<Xg9TxYƲ,M^&<`zM:shA`hu*(/ڻB>RG    >CNhiూG+xGp
 
>_DOS   Nx5?(AC7QF~D'o͂Eơ??-x$eC_,%u        ɼKFM*cC~Q[
~A{KuɆZ_9MՎwVJ8
RTm{簶}vflVE'
 
@pI/|L|K_*2Y^d_.
 
?*x
 
k(GW>FIsRF>ӛ߉y^<}s靚#oR6~n+Ck6
 
%W4+MZEh~'}+]aFs
 
~@?$x_   nQߏ    ~\7  ~R8~B/s[i|nk+eۢ"xNZbk?oZ-
Ngl,vK+J!svY"^ck/W}܋
 
~O5{5.xO:՟E~sTK,nec,t71TKH?dSܭf/;94#:aޠoIn^s פ6᪰    fy9\=8bdWw͈?ck4,j*,1jFT8 S_')AuD.;jG
 
Y"vᚿ
 
=4( _$T;SJ#+@gVd{_σEZD.Y6O)TV[Yg+ۼQK|ّ)sm{kJ-fɶWGQCG_ܾGcmU}N>[=       eKUB;kzDλѷzY2PWfBL;)swZld$uEٽ27?Q\Q\]X[Yq2xq^HPWP
 
>^;w*M+MCǛh77톎ƟWw6)/mJG忌]ƛN`~ȟyf\׌뛑vlwCH;t!Cs>ރqxzO=uM=N;l`{5n8b7(@;}FO@n~8"@ǭ-z)UY}*pqVc#vO@o{W1joD,-%{7βT>YHѷGq/BPYyYJJo,7yYj,7w"F_^K?j5zR__"}^ڥMإ.mKgvy]ܫvyviM)]h;E2:]_2,eB˄(?n
Ke    ;FYže(GY(d{YψBb}BZc,),)Q:LS   n{~N
 
9Œ2>l~P@Dl%Y[TUűoU/Lky|rc)8{:}W:Ols2W{[psҹﻴs`ؕJdÌB>+e-EHe$Ψj"Uo^ײc#^\ْ,RrXs}6iײ5;2s);NV"wQl>l,෈_%s{ŎM\:ٶYa#m۟˾/ORخ79=GEzw6l6[7oI;ntnN3"Tͺt}~Hɔel=}4;u;QsSP2NS{
޿U﹣یQȧEL"TỎiw^~/M[aӇ8-en)wO;[iuf˩}NDǾRjy7#(tvʔ̔(nnF$$l
 
t\j      
!Rn$F$$l
 
t\j      
!Rn "DFNPPRTVXZ\^`
f!1$H$7$8$"DFNPhxz|tޠ
 
8JL|~Z¦ĦƦ24LNvxاпj:CJUjW:CJUCJ
jCJUB*nHB*
 
B*nHo(6CJ(j5CJ U5CJ 6CJ CJ 5CJ45B*CJ4nHo(CJ`OJQJ5B*PJmH        nHo(5B*PJmH   nH9>:>l ג{r:-q_Mp[>aӟLjo)s{6/
 
468J(2$$$$
f!
f!2@XZbd~ʢ|fF$$l
 
t\3
!<c
 
$
!F$$l
 
t\3
!<c
 
$ʢ 0Jȣ&pBF$$l
 
t\3
!<c
 
$XZbtƦȦʦΦl

3$
!F$$l
 
t\3
!<c
 
$اڧ8:bdfhjnp "FHhj|~֩ةکܩީ
 
*,>@jlҪԪj>CJUjl>CJUj=CJUj=CJUj
=CJUj<CJUj/<CJUj;CJU
jCJUCJjM;CJU=ln z~PRfh ^&d0
 
&F
3Ԫ:<nprvxzRfXZBDFvx@BlnpԽֽ NPz|~̾ξ6:H*jMBUjAUj{AUjAUj@Uj@@U0Jj?U       jU5j\?CJU
jCJUCJB^`jvdF$$l
 
t\      !$
!F$$l
 
t\      !$.0DR^ֱر0F$$l
 
t\      !$0@Nfhx|IJƲزܲ.2>tvF$$l
 
t\      !$γгҳ
 
 4LNZjF$$l
 
t\n/!SnF$$l
 
t\      !$(,:bdx|ʕ*,@DF$$l
 
t\j      
!Rn$DPxzĖܖ$$F$$l
 
t\j      
!Rn$
 
 "$,F\\8[$$l4ֈ}y    $E$$l4\y `1``
 
FrƗڗܗ*8PY$$lֈ}y 1$PRrvz~PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       $&z~HLPT֚ښޚ|LQ$$l
 
trj        
+f!     nS[$ޚlptzfjnr(Q$$l
 
trj        
+f!     nS[$:<>hjΛЛқHJLbdƜȜʜRTΟ6ʡ̡JLN~ТȨȔj77B*UX
0J7B*Xj77B*UXj7B*UX       7B*TnHo(       7B*Xj7UH*j6Uj96Uj5U0J     jUjg5U:r*8PQ$$l
 
trj        
+f!     nS[$PRП46`PQ$$l
 
trbBf!
nS$
 
$$
!Q$$l
 
trbBf!
nS$
 
       `dhnz|ȡX$$l
 
trbBf!
nS$
 
        
 
$
ȡʡ JLPQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       ТҢԢآ "̣ڣQ$$l
 
trj        
+f!     nS[$
Bb$|H;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^X
 

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~eak indications have been received and are inside the FIFO. The bit is cleared upon reading from the register.
     0    Otherwise.
4.8 Modem Status Register (MSR)

The register displays the current state of the modem control lines. Also, four bits also provide an indication in the state of one of the modem status lines. These bits are set to  1  when a change in corresponding line has been detected and they are reset when the register is being read.

Bit #AccessDescription0RDelta Clear To Send (DCTS) indicator
    1    The CTS line has changed its state.1RDelta Data Set Ready (DDSR) indicator
      1    The DSR line has changed its state.2RTrailing Edge of Ring Indicator (TERI) detector. The RI line has changed its state from low to high state.3RDelta Data Carrier Detect (DDCD) indicator
    1    The DCD line has changed its state.4RComplement of the CTS input or equals to RTS in loopback mode.5RComplement of the DSR input or equals to DTR in loopback mode.6RComplement of the RI input or equals to Out1 in loopback mode.7RComplement of the DCD input or equals to Out2 in loopback mode.
4.9 Divisor Latches 

baud_reg =    F  / (16 * B)   *  10exp6    -1

F : clk_i  frequency  MHz
B : baud rate  bps

Exsample :
      64.1 = 20  / (16*19200)    * 10exp6  - 1
     baud_reg = 64

The divisor latches can be accessed by setting the 7th bit of LCR to  1 . You should restore this bit to  0  after setting the divisor latches in order to restore access to the other registers that occupy the same addresses. The 2 bytes form one 16-bit register, which is internally accessed as a single number. You should therefore set all 2 bytes of the register to ensure normal operation. The register is set to the default value of 0 on reset, which disables all serial I/O operations in order to ensure explicit setup of the register in the software. The value set should be equal to (system clock speed) / (16 x desired baud rate).
The internal counter starts to work when the LSB of DL is written, so when setting the divisor, write the MSB first and the LSB last.

4.10 Debug 1

This register is only available when the core has 32-bit data bus and 5-bit address bus.
It is read only and is provided for debugging purposes of chip testing as it is not part of the original UART16550 device specifications. Reading from the does not influence core s bahaviour. 

Bit #AccessDescription7-0RLine Status Register value.11-8RInterrupt Enable Register value (bits 3-0).15-12RInterrupt Identifier Register value (bits 3-0).23-16RLine Control Register value.31-24RModem Status Register value.
4.11 Debug 2

This register is only available when the core has 32-bit data bus and 5-bit address bus.
It is read only and is provided for debugging purposes of chip testing as it is not part of the original UART16550 device specifications. Reading from the does not influence core s bahaviour. 

Bit #AccessDescription2-0RTransmitter FSM state7-3RNumber of characters in Transmitter FIFO (tf_count)11-8RReceiver FSM state16-12RNumber of characters in Receiver FIFO (rf_count)18-17RModem Control Register value (bits 4-0)23-19RFIFO Control Register value (bits 7-6)31-24RReserved. Returned value is 0.
5
Operation

This UART core is very similar in operation to the standard 16550 UART chip with the main exception being that only the FIFO mode is supported. The scratch register is removed, as it serves no purpose.

This core can operate in 8-bit data bus mode or in 32-bit bus mode, which is now the default mode.

The 32-bit mode is fully WISHBONE compatible and it uses the WISHBONE [SEL_I] signal to properly receive and return 8-bit data on 32-bit data bus. The 8-bit version might have problems in various WISHBONE implementations because a 32-bit master reading from 8-bit bus can expect data on different bytes of the 4-byte word, depending on the register address.
Also, in 32-bit data bus mode, the [ADR_I] is 5 and not 3 bits wide.  

In addition, in the 32-bit data bus mode a debug interface is present in the system. This interface has 2 32-bit registers that can be read to provide non-intrusive look into the core s registers and other internal values of importance. 

The selection between 32- and 8-bits data bus  modes is performed by defining DATA_BUS_WIDTH_8 in uart_defines.v, uart_top.v or on the compiler/synthesizer tool command line. 

5.1 Initialization 

Upon reset the core performs the following tasks:

The receiver and transmitter FIFOs are cleared.
The receiver and transmitter shift registers are cleared
The Divisor Latch register is set to 0.
The Line Control Register is set to communication of 8 bits of data, no parity, 1 stop bit. 
All interrupts are disabled in the Interrupt Enable Register.

For proper operation, perform the following:

Set the Line Control Register to the desired line control parameters. Set bit 7 to  1  to allow access to the Divisor Latches.
Set the Divisor Latches, MSB first, LSB next. 
Set bit 7 of LCR to  0  to disable access to Divisor Latches. At this time the transmission engine starts working and data can be sent and received.
Set the FIFO trigger level. Generally, higher trigger level values produce less interrupt to the system, so setting it to 14 bytes is recommended if the system responds fast enough.
Enable desired interrupts by setting appropriate bits in the Interrupt Enable register.

Remember that (Input Clock Speed)/(Divisor Latch value) = 16 x the communication baud rate. Since the protocol is asynchronous and the sampling of the bits is performed in the perceived middle of the bit time, it is highly immune to small differences in the clocks of the sending and receiving sides, yet no such assumption should be made when calculating the Divisor Latch values.



6
Architecture

The core implements the WISNBONE SoC bus interface for communication with the system. It has an 8-bit data bus for compatibility reason. The core requires one interrupt. It requires 2 pads in the chip (serial in and serial out) and, optionally, another six modem control signals, which can otherwise be implemented using general purpose I/Os on the chip.

The block diagram of the core is on the following page.



OpenCores UART16550 core specifications      DATE  \* MERGEFORMAT 10/03/30

HYPERLINK "http://www.opencores.org/"www.opencores.org     Rev 0.1 Preliminary  PAGE   of  SECTIONPAGES2

HYPERLINK "http://www.opencores.org/"www.opencores.org       Rev 0.6  PAGE ii 

HYPERLINK "http://www.opencores.org/"www.opencores.org       Rev 0.6  PAGE 15 of  SECTIONPAGES16


Figure  SEQ Figure \* ARABIC 1 - Block Diagram of the UART core

Fifo_push_rec

Fifo_pop_trans

u_reg

Txd

Fifo_rec

Fifo_trans

wishbone

Fifo_pop_rec

Fifo_push_trans

Uart_receiver

Uart_transmitter

Rxd

System clock(clk_i)  <50MHz

Uart_register

Noize shaver & baud circuit

wishbone



``b`d`f`h`j`l`n`p`r`t`````aaaalanaaaaaab$$$$
f!
f!bb&b(b0b2bLbdbfbnb~bb|fF$$l
 
t\3
!<c
 
$
!F$$l
 
t\3
!<c
 
$bbbbbc`cbcjc|ccccccc>dnddeeeF$$l
 
t\3
!<c
 
$eeee&f(f*f.f@fBfDfgggglh~hh@i

3$
!F$$l
 
t\3
!<c
 
$8g:gZg\glgngggggggggggghhh hJhLhthvhxhzh|hhhhhhhhhi
 
i6i8i:iiBiDihijiiiiiiiiiijjjj2j4jj'CJUj'CJUj&CJUj,&CJUj%CJUjH%CJUj$CJUjh$CJU
jCJUCJj#CJU=@iBijjjjjjmmmmLntnobodofolo~ooooooop$&d0
 
&F
34jTjVjnjpjjjjjjjjjmmzzzzz{
 
{v{x{{{{{{||H|J|L|d|f||||||||4}6}`}b}d}~}}}}}}}}},~.~X~Z~\~t~v~H*j*Uj*Uj%*Uj)UjS)Uj(U0Jj(U   jU5j(CJU
jCJUCJBpppppDpFpXp\phppfF$$l
 
t\      !$$
!F$$l
 
t\      !
 
ppppppp
 
qqq6q8qJqZqfq|q~qqqqqq$F$$l
 
t\      !qqqq$r&r8r
 
t\      !$0s2shsjstsssssssssF$$l
 
t\n/!Sn$sssttTttuuu uhujuXrrpnCEƀb$F$$l
 
t\n/!SnjutuuuuuuuuvvvfF$$l
 
t\j      
!Rn$
!F$$l
 
t\j      
!Rn$v v,v\v^vrvvvvvvvvvvv
 
www6w8wLwPwF$$l
 
t\j      
!Rn$Pw\wzw|wwwwwwwww
 
xxx xxHxVxF$$l
 
t\j      
!Rn$Vxnxxxxxxxxxx\W8[$$l4ֈ}y    E$$l4\y `1``$$$
 
xxxy0y2yPyRyXylynyyyyyyyyY$$lֈ}y 1$yyzzzz:z
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       zzzzz{{{{t{v{{{{{||h|l|p||LQ$$l
 
trj        
+f!     nS[$p|t||||}}}2}4}}}}}}}}}~~(Q$$l
 
trj        
+f!     nS[$~*~,~x~|~~~~~~~FʀQ$$l
 
trj        
+f!     nS[$b~ƁȁPQ$$l
 
trbBf!
nS$
 
$$
!Q$$l
 
trbBf!
nS$
 
       &(*DFR`~ȁ:\^܃ރ"$bPZ@:>TX2ěƛʪ̪
 
t  j
5B*nHo(H*5jN,7B*UX
0J7B*Xj+7B*UXj7B*UX      7B*TnHo(       7B*X0Jj`+U jUA:<>(4BZX$$l
 
trbBf!
nS$
 
        
 
$
Z\܃ރ&,PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       ,26bdfjPR^lQ$$l
 
trj        
+f!     nS[$
ԅx|H;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^† >@DJxƇ*,Ü$;$$l
 
tFf!<8^P&>@LXdv$$h$$l\4֞nJ
U"7j   $$qq$&ҌԌ،܌Nt<$d$$l֞nJ
U"7j	$$$ȍȎ*,048@̏DFJN4@d$$l֞nJ
U"7j	$$$NRZt~xzd$$l֞nJ
U"7j	$$$zؕ|;$$l
 
tFf!<8^$
!;$$l
 
tFf!<8^$ؕڕޕ&(04DFNRҗ468hjÜ<$;$$l
 
tFf!<8^*,4:ƛ >($
!;$$l
 
tFf!<8^$>@DJœ@fh.L;$$l
 
tFf!<8^$;$$l
 
tFf!<8^$0j֢آڢޢðü$;$$l
 
tFf!<8^£LΤФإڥ;$$l
 
tFf!<8^$h(LH|8;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^LNRVܧާrtx|Ȩzªت" ,L<$;$$l
 
tFf!<8^"&68Vʫ̫Ыԫ
 
w$
!=$$l4
 
tFf!<8^;$$l
 
tFf!<8^$
 
LԬ֬ڬެįƯʯίD<;$$l
 
tFf!<8^;$$l
 
tFf!<8^$* ̴HJNRֹ<j`(;$$l
 
tFf!<8^$j޼FH;$$l
 
tFf!<8^$¿ƿʿjlptT|X;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^
 
 V46:l=$$l%
 
tFf!<8^$;$$l
 
tFf!<8^:>DFJNZ\,x;$$l
 
tFf!<8^$tRTdLNR68:\^p>@PRT`bfhjnpĽӰĽӦj.B*Ujb-B*U0J
j0JUB*0Jj,B*UB*jB*U  jU       7B*X57B*T7B*H*T   7B*TnHo(nHA,RTR^`z|.*$
!;$$l
 
tFf!<8^$
!*,6:PR^Ø|;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^^bn$&|t;$$l
 
tFf!<8^=$$l5
 
tFf!<8^$
&.2^`hl
 
~l;$$l
 
tFf!<8^$$
!@BNR=$$l,
 
tFf!<8^$;$$l
 
tFf!<8^DFhjFH8:=$$l
 
tFf!<8^:\Lv~T
 
&F
 
&FKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/{DyK
Introduction{DyK
IntroductionqDyKIOportsqDyKIOportsoDyKClocksoDyKClocksuDyK
 
RegistersuDyK
 
RegistersuDyK
 
OperationuDyK
 
Operation{DyK
Architecture{DyK
ArchitectureiDyKIERiDyKIIRiDyKFCRiDyKLCRiDyKMCRiDyKLSRiDyKMSRDyKDivisorLatchesoDyKDebug1oDyKDebug2DyKyK4http://www.opencores.org/DyKyK4http://www.opencores.orZ^lPXrrCEƀbF$$l
 
t\n/!Sn$
Tln8:<,.DFXZtv1$H$7$8$ $$d&d
 
 4LNbft$
!F$$l
 
t\j      
!Rn$̶$DFZnnF$$l
 
t\j      
!Rn$F$$l
 
t\j      
!Rn8
 
0000&PP/R / =!"#$%8
 
0000&PP/R / =!"#$%200&PP/R / =!"#$%+0P/R / =!"#$%@=p]@ִTuXLj(ٔ>x]tUՙ}s$ :"bŦbGNs" 4$cHb退3Zt!iHĮJ%26(Պ>rQwrsܓk쵾|}gGa|0>B)#7?\Vc*dÁI50vcaլX+N5,IW@H)H}q΋9OQTaMIN8l6:^ݘdԘGZ˯z#ǐQps|L3&w#Sו(j[YBV_5+ԗ@3Z-zQ 'փ׫z5뵕*׍fؓ:?Bй4XHc0Ol :j*U\`R
 
kurm/O /wCyp~-5HfpJ 3p\tr^.ҝg@L˃+*c0,ue
 
N51c+[L5)>{_17ېE^PJT!o79yY
 
?'b)PS!6(
~s2k))ج^ҿo3TtmzF}bNyZď+JGL'JlF]LH{q^)KiOcb)TE\kX_l2OEϡ7j+1])L˟9uK0'k]"eK^J*
 
kl}3SD;p9
4d}ڵ=5@HFEaҗ8vop(8 t+OvSWzAa*:З5]nvO7AwG+V|.C>I~H?..)-zc2U(䣲SG'5BN%N>壉
}U~O?$l:1~)3].srn@udS=ȃ<៣[|m"oVFhFp	UBU} :,s85Rޠv ot6!HUCQL;z#:Ǜ!men/Ls|Q{":5?Q\F{BnLWT9T%)uj+8lN*N8$9oOhm'K$6Kt
x&umG,ޜ,̫@#Zbe:2F6&6x#ORuSީ>R'5TNHP$׼l.u6ܮQzBpҺGL=#HWzxyOpH6i>ޗ86}!+Ytp˱Su{5^$qMIr̶.oҭ8܈>a]enNtnNwD!}QdTwv;y";POG(7뒖&C@اW!%!t,t-fk%VNZ[-k^ss|֞?򱬭c4V22
cBh#50C!kn``k[ e_T,-Ek}7{%q{jmbEG _:%ez|Q;gK
 
ae=_݃=4YbE-B~k^jaX%v/|m@V%iEǡ{&xm'R>̽?NzsqA_ʆR\eР+h&`٠{#/kv11S     C/[-s2qQ:iz0^}x cIɶ=^iO.}
!si<ڒ/oqR6!͎wNR`uj+8l6
 
'T`=vLb!AiFNг5Bk>u';f~'e~WT\;       c}wEk3sv@A3͈Z=h_;؜'c?"Wڿc78v+69C)KO1S:ȋmLP;1|LR6GD޲~D!ӣFp     !{{qƿca6YuQpײ~qLq/7<Xg9TxYƲ,M^&<`zM:shA`hu*(/ڻB>RG    >CNhiూG+xGp
 
>_DOS   Nx5?(AC7QF~D'o͂Eơ??-x$eC_,%u        ɼKFM*cC~Q[
~A{KuɆZ_9MՎwVJ8
RTm{簶}vflVE'
 
@pI/|L|K_*2Y^d_.
 
?*x
 
k(GW>FIsRF>ӛ߉y^<}s靚#oR6~n+Ck6
 
%W4+MZEh~'}+]aFs
 
~@?$x_   nQߏ    ~\7  ~R8~B/s[i|nk+eۢ"xNZbk?oZ-
Ngl,vK+J!svY"^ck/W}܋
 
~O5{5.xO:՟E~sTK,nec,t71TKH?dSܭf/;94#:aޠoIn^s פ6᪰    fy9\=8bdWw͈?ck4,j*,1jFT8 S_')AuD.;jG
 
Y"vᚿ
 
=4( _$T;SJ#+@gVd{_σEZD.Y6O)TV[Yg+ۼQK|ّ)sm{kJ-fɶWGQCG_ܾGcmU}N>[=       eKUB;kzDλѷzY2PWfBL;)swZld$uEٽ27?Q\Q\]X[Yq2xq^HPWP
 
>^;w*M+MCǛh77톎ƟWw6)/mJG忌]ƛN`~ȟyf\׌뛑vlwCH;t!Cs>ރqxzO=uM=N;l`{5n8b7(@;}FO@n~8"@ǭ-z)UY}*pqVc#vO@o{W1joD,-%{7βT>YHѷGq/BPYyYJJo,7yYj,7w"F_^K?j5zR__"}^ڥMإ.mKgvy]ܫvyviM)]h;E2:]_2,eB˄(?n
Ke    ;FYže(GY(d{YψBb}BZc,),)Q:LS   n{~N
 
9Œ2>l~P@Dl%Y[TUűoU/Lky|rc)8{:}W:Ols2W{[psҹﻴs`ؕJdÌB>+e-EHe$Ψj"Uo^ײc#^\ْ,RrXs}6iײ5;2s);NV"wQl>l,෈_%s{ŎM\:ٶYa#m۟˾/ORخ79=GEzw6l6[7oI;ntnN3"Tͺt}~Hɔel=}4;u;QsSP2NS{
޿U﹣یQȧEL"TỎiw^~/M[aӇ8-en)wO;[iuf˩}NDǾRjy7#(Z^lַط.2>\^rvF$$l
 
t\j      
!Rn$0000000000000001111b1~111111111111111224262R2T2v2x2222222222233$3&3,3t
 
8JL|~¾j5CJ U5CJ 6CJ CJ 5CJ45B*CJ4nHo(CJ`OJQJ5B*PJmH  nHo(5B*PJmH   nH  jU0J
j0JUB*F24262R2T2v2x222222233&3(3*3,3PRTVXZ\^`
f!1$H$7$8$>:>l ג{r:-q_Mp[>aӟLjo)s{6/
 
tFf!<8^Ʃҩ$TVZ^$$h$$l\4֞nJ
U"7j      $$qq$ȧTdhPT
 
®ƮVn24PXnp8:NPdfxzh*.,@4    b@BRTXZùŶ
j0JUB*0Jjh8B*UB*jB*U      jU       7B*X57B*T7B*H*T   7B*TnH        j
5B*nHo(nHo(H*5C^bj@BFJNVt<$d$$l֞nJ
U"7j     $$$66:4@d$$l֞nJ
U"7j $$$ing from the register. Generates Receiver Line Status interrupt.
     0    No break condition in the current character5RTransmit FIFO is empty.
  1    The transmitter FIFO is empty. Generates Transmitter Holding Register Empty interrupt. The bit is cleared when data is being been written to the transmitter FIFO.
      0    Otherwise6RTransmitter Empty indicator.
    1    Both the transmitter FIFO and transmitter shift register are empty. The bit is cleared when data is being been written to the transmitter FIFO.
    0    Otherwise7R      1    At least one parity error, framing error or break indications have been received and are inside the FIFO. The bit is cleared upon reading from the register.
  0    Otherwise.
4.8 Modem Status Register (MSR)

The register displays the current state of the modem control lines. Also, four bits also provide an indication in the state of one of the modem status lines. These bits are set to  1  when a change in corresponding line has been detected and they are reset when the register is being read.

Bit #AccessDescription0RDelta Clear To Send (DCTS) indicator
    1    The CTS line has changed its state.1RDelta Data Set Ready (DDSR) indicator
      1    The DSR line has changed its state.2RTrailing Edge of Ring Indicator (TERI) detector. The RI line has changed its state from low to high state.3RDelta Data Carrier Detect (DDCD) indicator
    1    The DCD line has changed its state.4RComplement of the CTS input or equals to RTS in loopback mode.5RComplement of the DSR input or equals to DTR in loopback mode.6RComplement of the RI input or equals to Out1 in loopback mode.7RComplement of the DCD input or equals to Out2 in loopback mode.
4.9 Divisor Latches 

baud_reg =    F  / (16 * B)   *  10exp6    -1

F : clk_i  frequency  MHz
B : baud rate  bps

Exsample :
      64.1 = 20  / (16*19200)    * 10exp6  - 1
     baud_reg = 64

The divisor latches can be accessed by setting the 7th bit of LCR to  1 . You should restore this bit to  0  after setting the divisor latches in order to restore access to the other registers that occupy the same addresses. The 2 bytes form one 16-bit register, which is internally accessed as a single number. You should therefore set all 2 bytes of the register to ensure normal operation. The register is set to the default value of 0 on reset, which disables all serial I/O operations in order to ensure explicit setup of the register in the software. The value set should be equal to (system clock speed) / (16 x desired baud rate).
The internal counter starts to work when the LSB of DL is written, so when setting the divisor, write the MSB first and the LSB last.

4.10 Debug 1

This register is only available when the core has 32-bit data bus and 5-bit address bus.
It is read only and is provided for debugging purposes of chip testing as it is not part of the original UART16550 device specifications. Reading from the does not influence core s bahaviour. 

Bit #AccessDescription7-0RLine Status Register value.11-8RInterrupt Enable Register value (bits 3-0).15-12RInterrupt Identifier Register value (bits 3-0).23-16RLine Control Register value.31-24RModem Status Register value.
4.11 Debug 2

This register is only available when the core has 32-bit data bus and 5-bit address bus.
It is read only and is provided for debugging purposes of chip testing as it is not part of the original UART16550 device specifications. Reading from the does not influence core s bahaviour. 

Bit #AccessDescription2-0RTransmitter FSM state7-3RNumber of characters in Transmitter FIFO (tf_count)11-8RReceiver FSM state16-12RNumber of characters in Receiver FIFO (rf_count)18-17RModem Control Register value (bits 4-0)23-19RFIFO Control Register value (bits 7-6)31-24RReserved. Returned value is 0.
5
Operation

This UART core is very similar in operation to the standard 16550 UART chip with the main exception being that only the FIFO mode is supported. The scratch register is removed, as it serves no purpose.

This core can operate in 8-bit data bus mode or in 32-bit bus mode, which is now the default mode.

The 32-bit mode is fully WISHBONE compatible and it uses the WISHBONE [SEL_I] signal to properly receive and return 8-bit data on 32-bit data bus. The 8-bit version might have problems in various WISHBONE implementations because a 32-bit master reading from 8-bit bus can expect data on different bytes of the 4-byte word, depending on the register address.
Also, in 32-bit data bus mode, the [ADR_I] is 5 and not 3 bits wide.  

In addition, in the 32-bit data bus mode a debug interface is present in the system. This interface has 2 32-bit registers that can be read to provide non-intrusive look into the core s registers and other internal values of importance. 

The selection between 32- and 8-bits data bus  modes is performed by defining DATA_BUS_WIDTH_8 in uart_defines.v, uart_top.v or on the compiler/synthesizer tool command line. 

5.1 Initialization 

Upon reset the core performs the following tasks:

The receiver and transmitter FIFOs are cleared.
The receiver and transmitter shift registers are cleared
The Divisor Latch register is set to 0.
The Line Control Register is set to communication of 8 bits of data, no parity, 1 stop bit. 
All interrupts are disabled in the Interrupt Enable Register.

For proper operation, perform the following:

Set the Line Control Register to the desired line control parameters. Set bit 7 to  1  to allow access to the Divisor Latches.
Set the Divisor Latches, MSB first, LSB next. 
Set bit 7 of LCR to  0  to disable access to Divisor Latches. At this time the transmission engine starts working and data can be sent and received.
Set the FIFO trigger level. Generally, higher trigger level values produce less interrupt to the system, so setting it to 14 bytes is recommended if the system responds fast enough.
Enable desired interrupts by setting appropriate bits in the Interrupt Enable register.

Remember that (Input Clock Speed)/(Divisor Latch value) = 16 x the communication baud rate. Since the protocol is asynchronous and the sampling of the bits is performed in the perceived middle of the bit time, it is highly immune to small differences in the clocks of the sending and receiving sides, yet no such assumption should be made when calculating the Divisor Latch values.



6
Architecture

The core implements the WISNBONE SoC bus interface for communication with the system. It has an 8-bit data bus for compatibility reason. The core requires one interrupt. It requires 2 pads in the chip (serial in and serial out) and, optionally, another six modem control signals, which can otherwise be implemented using general purpose I/Os on the chip.

The block diagram of the core is on the following page.



OpenCores UART16550 core specifications      DATE  \* MERGEFORMAT 10/03/30

HYPERLINK "http://www.opencores.org/"www.opencores.org     Rev 0.1 Preliminary  PAGE   of  SECTIONPAGES2

HYPERLINK "http://www.opencores.org/"www.opencores.org       Rev 0.6  PAGE i 

HYPERLINK "http://www.opencores.org/"www.opencores.org Rev 0.6  PAGE 13 of  SECTIONPAGES16


Figure  SEQ Figure \* ARABIC 1 - Block Diagram of the UART core

Fifo_push_rec

Fifo_pop_trans

u_reg

Txd

Fifo_rec

Fifo_trans

wishbone

Fifo_pop_rec

Fifo_push_trans

Uart_receiver

Uart_transmitter

Rxd

System clock(clk_i)  <50MHz

Uart_register

Noize shaver & baud circuit

wishbone



`bdfhjlnprt
 
468J(2$$$$
f!
f!Z24LNvx8:bdfhjnp "FHhj|jHCJUjIHCJUjGCJUjiGCJUjFCJUj}FCJUjFCJUCJ
jCJUB*nHB*
 
B*nHo(5CJ 6CJ(=2@XZbd~|fF$$l
 
t\3
!<c
 
$
!F$$l
 
t\3
!<c
 
$ 0J&pBF$$l
 
t\3
!<c
 
$XZbtl

3$
!F$$l
 
t\3
!<c
 
$ln z~PRfh ^&d0
 
&F
3|~
 
*,>@jl:<nprvxzRfXZBDFvx@jTLUjKU0JjKU jU5jKCJUjJCJUjJCJUjICJUj-ICJUCJ
jCJU?^`jvdF$$l
 
t\      !$
!F$$l
 
t\      !$.0DR^0F$$l
 
t\      !$0@Nfhx|.2>tvF$$l
 
t\      !$
 
 4LNZjF$$l
 
t\n/!SnF$$l
 
t\      !$vܸ޸&$$F$$l
 
t\j      
!Rn$&(*,4<RTV^x\\8[$$l4ֈ}y    $E$$l4\y `1``
 
xйҹ46@P\jY$$lֈ}y 1$ںܺ"&PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       &*.VXz~|LQ$$l
 
trj        
+f!     nS[$>@ҽԽ"&*.LN(Q$$l
 
trj        
+f!     nS[$ʾ̾ $>@BD46@P\jQ$$l
 
trj        
+f!     nS[$"&,fhPQ$$l
 
trbBf!
nS$
 
$$
!Q$$l
 
trbBf!
nS$
 
       4:h.02@B|~<@FNdfjl j
5B*nHo(H*5jC7B*UX
0J7B*Xj5C7B*UXj7B*UX      7B*TnHo(       7B*X0JjBU jUAX$$l
 
trbBf!
nS$
 
        
 
$
DHNR|~PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       
 
RT$Q$$l
 
trj        
+f!     nS[$
$&*0t8V|H;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^VX\b8VX`f&Ü$;$$l
 
tFf!<8^&(4V$$h$$l\4֞nJ
U"7j	$$qq$H7N{ȮRTVTVd$$l֞nJ
U"7j	$$$ $F|;$$l
 
tFf!<8^$
!;$$l
 
tFf!<8^$FHLP"@`ֶضÜ<$;$$l
 
tFf!<8^dfr4p($
!;$$l
 
tFf!<8^$0ԻֻRTX^z`L;$$l
 
tFf!<8^$;$$l
 
tFf!<8^`bflnptzؿDFHLRv$&*ðü$;$$l
 
tFf!<8^*0d<>FHTbz;$$l
 
tFf!<8^$z| $(rH|8;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^JLPT60FZn ,L<$;$$l
 
tFf!<8^ 8:>Bxw$
!=$$l4
 
tFf!<8^;$$l
 
tFf!<8^$
xBDHL248<tTVD<;$$l
 
tFf!<8^;$$l
 
tFf!<8^$VZ^:PDfhlp`(;$$l
 
tFf!<8^$Lprt.;$$l
 
tFf!<8^$.048.T|X;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^
 
dfjn $l=$$l%
 
tFf!<8^$;$$l
 
tFf!<8^*,04<>@jl$&<x;$$l
 
tFf!<8^$ ,:RT\`$
!;$$l
 
tFf!<8^$
!rtØ|;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^
 
(*^`lz|t;$$l
 
tFf!<8^=$$l5
 
tFf!<8^$
BDNRxzNl;$$l
 
tFf!<8^$$
!NP\`=$$l,
 
tFf!<8^$;$$l
 
tFf!<8^z|H@B=$$l
 
tFf!<8^z\^\P
 
$&
 

 
^`b
 
&F
 
&FVX8
:


.0LNlnz|1$H$7$8$ $$d&d


 




0
2
4
6
:
<















&(*LN^`bnptv~0LNlnz| "5B*PJmH    nHo(5B*PJmH   nH  jUj9B*UB*0Jj
9B*UB*jB*U
j0JU0JIg/DyKyK4http://www.opencores.org/{DyK
Introduction{DyK
IntroductionqDyKIOportsqDyKIOportsoDyKClocksoDyKClocksuDyK
 
RegistersuDyK
 
RegistersuDyK
 
OperationuDyK
 
Operation{DyK
Architecture{DyK
ArchitectureiDyKIERiDyKIIRiDyKFCRiDyKLCRiDyKMCRiDyKLSRiDyKMSRDyKDivisorLatchesoDyKDebug1oDyKDebug2DyKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/DyZ^lPXrrCEƀbF$$l
 
t\n/!Sn$

 
 4LNbft$
!F$$l
 
t\j      
!Rn$$DFZnnF$$l
 
t\j      
!Rn$F$$l
 
t\j      
!Rn8
 
0000&PP/R / =!"#$%8
 
0000&PP/R / =!"#$%200&PP/R / =!"#$%+0P/R / =!"#$%@=p]@ִTuXLj(ٔ>x]tUՙ}s$ :"bŦbGNs" 4$cHb退3Zt!iHĮJ%26(Պ>rQwrsܓk쵾|}gGa|0>B)#7?\Vc*dÁI50vcaլX+N5,IW@H)H}q΋9OQTaMIN8l6:^ݘdԘGZ˯z#ǐQps|L3&w#Sו(j[YBV_5+ԗ@3Z-zQ 'փ׫z5뵕*׍fؓ:?Bй4XHc0Ol :j*U\`R
 
kurm/O /wCyp~-5HfpJ 3p\tr^.ҝg@L˃+*c0,ue
 
N51c+[L5)>{_17ېE^PJT!o79yY
 
?'b)PS!6(
~s2k))ج^ҿo3TtmzF}bNyZď+JGL'JlF]LH{q^)KiOcb)TE\kX_l2OEϡ7j+1])L˟9uK0'k]"eK^J*
 
kl}3SD;p9
4d}ڵ=5@HFEaҗ8vop(8 t+OvSWzAa*:З5]nvO7AwG+V|.C>I~H?..)-zc2U(䣲SG'5BN%N>壉
}U~O?$l:1~)3].srn@udS=ȃ<៣[|m"oVFhFp	UBU} :,s85Rޠv ot6!HUCQL;z#:Ǜ!men/Ls|Q{":5?Q\F{BnLWT9T%)uj+8lN*N8$9oOhm'K$6Kt
x&umG,ޜ,̫@#Zbe:2F6&6x#ORuSީ>R'5TNHP$׼l.u6ܮQzBpҺGL=#HWzxyOpH6i>ޗ86}!+Ytp˱Su{5^$qMIr̶.oҭ8܈>a]enNtnNwD!}QdTwv;y";POG(7뒖&C@اW!%!t,t-fk%VNZ[-k^ss|֞?򱬭c4V22
cBh#50C!kn``k[ e_T,-Ek}7{%q{jmbEG _:%ez|Q;gK
 
ae=_݃=4YbE-B~k^jaX%v/|m@V%iEǡ{&xm'R>̽?NzsqA_ʆR\eР+h&`٠{#/kv11S     C/[-s2qQ:iz0^}x cIɶ=^iO.}
!si<ڒ/oqR6!͎wNR`uj+8l6
 
'T`=vLb!AiFNг5Bk>u';f~'e~WT\;       c}wEk3sv@A3͈Z=h_;؜'c?"Wڿc78v+69C)KO1S:ȋmLP;1|LR6GD޲~D!ӣFp     !{{qƿca6YuQpײ~qLq/7<Xg9TxYƲ,M^&<`zM:shA`hu*(/ڻB>RG    >CNhiూG+xGp
 
>_DOS   Nx5?(AC7QF~D'o͂Eơ??-x$eC_,%u        ɼKFM*cC~Q[
~A{KuɆZ_9MՎwVJ8
RTm{簶}vflVE'
 
@pI/|L|K_*2Y^d_.
 
?*x
 
k(GW>FIsRF>ӛ߉y^<}s靚#oR6~n+Ck6
 
%W4+MZEh~'}+]aFs
 
~@?$x_   nQߏ    ~\7  ~R8~B/s[i|nk+eۢ"xNZbk?oZ-
Ngl,vK+J!svY"^ck/W}܋
 
~O5{5.xO:՟E~sTK,nec,t71TKH?dSܭf/;94#:aޠoIn^s פ6᪰    fy9\=8bdWw͈?ck4,j*,1jFT8 S_')AuD.;jG
 
Y"vᚿ
 
=4( _$T;SJ#+@gVd{_σEZD.Y6O)TV[Yg+ۼQK|ّ)sm{kJ-fɶWGQCG_ܾGcmU}N>[=       eKUB;kzDλѷzY2PWfBL;)swZld$uEٽ27?Q\Q\]X[Yq2xq^HPWP
 
>^;w*M+MCǛh77톎ƟWw6)/mJG忌]ƛN`~ȟyf\׌뛑vlwCH;t!Cs>ރqxzO=uM=N;l`{5n8b7(@;}FO@n~8"@ǭ-z)UY}*pqVc#vO@o{W1joD,-%{7βT>YHѷGq/BPYyYJJo,7yYj,7w"F_^K?j5zR__"}^ڥMإ.mKgvy]ܫvyviM)]h;E2:]_2,eB˄(?n
Ke    ;FYže(GY(d{YψBb}BZc,),)Q:LS   n{~N
 
9Œ2>l~P@Dl%Y[TUűoU/Lky|rc)8{:}W:Ols2W{[psҹﻴs`ؕJdÌB>+e-EHe$Ψj"Uo^ײc#^\ْ,RrXs}6iײ5;2s);NV"wQl>l,෈_%s{ŎM\:ٶYa#m۟˾/ORخ79=GEzw6l6[7oI;ntnN3"Tͺt}~Hɔel=}4;u;QsSP2NS{
޿U﹣یQȧEL"TỎiw^~/M[aӇ8-en)wO;[iuf˩}NDǾRjy7#(Z^l.2>\^rvF$$l
 
t\j      
!Rn$R4R6RRRTRvRxRRRRRRRSS&S(S*S,SPRTVXZ\^`
f!1$H$7$8$RRTRvRxRRRRRRRRRRRSS$S&S,St
 
8FHJL|~Z24LNvxʷʷʷЭjQCJUCJ
jCJUB*nHB*
 
B*nHo(5CJ 6CJ(
 
6B*CJ j5B*CJ U5B*CJ nHo(
 
5B*CJ 6CJ CJ 5CJ45B*CJ4nHo(CJ`OJQJ5B*PJmH  nHo(5B*PJmH   nH6>:>l ג{r:-q_Mp[>aӟLjo)s{6/ BDd$$l֞nJ
U"7j       $$$&4LNRV*,04x|;$$l
 
tFf!<8^$
!;$$l
 
tFf!<8^$xz~Tr
 
LÜ<$;$$l
 
tFf!<8^res       UART16550 core specifications      DATE  \* MERGEFORMAT 10/03/30

HYPERLINK "http://www.opencores.org/"www.opencores.org     Rev 0.1 Preliminary  PAGE   of  SECTIONPAGES2

HYPERLINK "http://www.opencores.org/"www.opencores.org       Rev 0.6  PAGE i 

HYPERLINK "http://www.opencores.org/"www.opencores.org Rev 0.6  PAGE 13 of  SECTIONPAGES16


Figure  SEQ Figure \* ARABIC 1 - Block Diagram of the UART core

Fifo_push_rec

Fifo_pop_trans

u_reg

Txd

Fifo_rec

Fifo_trans

wishbone

Fifo_pop_rec

Fifo_push_trans

Uart_receiver

Uart_transmitter

Rxd

System clock(clk_i)  <50MHz

Uart_register

Noize shaver & baud circuit

wishbone



`bdfhjlnprt
 
468J(2$$$$
f!
f!2@XZbd~|fF$$l
 
t\3
!<c
 
$
!F$$l
 
t\3
!<c
 
$ 0J&pBF$$l
 
t\3
!<c
 
$XZbtl

3$
!F$$l
 
t\3
!<c
 
$8:bdfhjnp "FHhj|~
 
*,>@jljUCJUjMUCJUjTCJUjcTCJUjSCJUjSCJUjSCJUjRCJUCJ
jCJUj(RCJU=ln z~PRfh ^&d0
 
&F
3:<nprvxzRfXZBDFvx@Blnp NPz|~j:YUjXUjhXUjWUjWU0Jj-WU       jU5jVCJUj7VCJUCJ
jCJUB^`jvdF$$l
 
t\      !$
!F$$l
 
t\      !$.0DR^0F$$l
 
t\      !$0@Nfhx|.2>tvF$$l
 
t\      !$
 
 4LNZjF$$l
 
t\n/!SnF$$l
 
t\      !$Z^lPXrrCEƀbF$$l
 
t\n/!Sn$

 
 4LNbft$
!F$$l
 
t\j      
!Rn$v&$$F$$l
 
t\j      
!Rn$&(*,4<RTV^x\\8[$$l4ֈ}y    $E$$l4\y `1``
 
x46@P\jY$$lֈ}y 1$"&PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       &*.VXz~|LQ$$l
 
trj        
+f!     nS[$>@"&*.LN(Q$$l
 
trj        
+f!     nS[$@Blnp NPz|~6:4:h.02@B|~ȨȔjOO7B*UX
0J7B*XjN7B*UXj7B*UX  7B*TnHo(       7B*XjaNUH*jMUjMUj&MU0JjLU     jU: $>@BD46@P\jQ$$l
 
trj        
+f!     nS[$"&,fhPQ$$l
 
trbBf!
nS$
 
$$
!Q$$l
 
trbBf!
nS$
 
       X$$l
 
trbBf!
nS$
 
        
 
$
DHNR|~PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       
 
RT$Q$$l
 
trj        
+f!     nS[$
<@FNdfjl%&$&&&\'`'^*r*>1@146KfKMMMMDNFNrNtNNNNNNNNNNO(OùŶB*0JjOB*UB*jB*U     jU57B*T7B*H*T   7B*TnH        j
5B*nHo(nHo(H*5    7B*XD$&*0t8V|H;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^     
 

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGOIJKLM.VPQRSTUWcYZ[\]^_`abeghijklmnopqrstuvwxyz|}~4LN*f($
!;$$l
 
tFf!<8^$>bL;$$l
 
tFf!<8^$;$$l
 
tFf!<8^02
 
vxz~$VX\ðü$;$$l
 
tFf!<8^\b>@npxz;$$l
 
tFf!<8^$,PRVZH|8;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^|~8hbx ,L<$;$$l
 
tFf!<8^68DRjlptw$
!=$$l4
 
tFf!<8^;$$l
 
tFf!<8^$
tvz~4dfjn&D<;$$l
 
tFf!<8^;$$l
 
tFf!<8^$$&*.l"v
 
`(;$$l
 
tFf!<8^$
 
,.26~,.:H`;$$l
 
tFf!<8^$`bfj
 
`T|X;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^
 
LNRVl=$$l%
 
tFf!<8^$;$$l
 
tFf!<8^\^bfnpr0VXnx;$$l
 
tFf!<8^$$\`^
 
r
 
>@4+f+----D.F.r.t........../(/*/6/8//F/H/b/d/f/h/l/n/////////0000000X0Z0\0~000ĽӰĽӦj]EB*UjDB*U0J
j0JUB*0JjDB*UB*jB*U   jU       7B*X57B*T7B*H*T   7B*TnHo(nHA



PR^l$
!;$$l
 
tFf!<8^$
!24@DØ|;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^<>@Z\|t;$$l
 
tFf!<8^=$$l5
 
tFf!<8^$
tv ,0l;$$l
 
tFf!<8^$$
!0=$$l,
 
tFf!<8^$;$$l
 
tFf!<8^024:NPz
 
HJrt=$$l
 
tFf!<8^KyK4http://www.opencores.org/{DyK
Introduction{DyK
IntroductionqDyKIOportsqDyKIOportsoDyKClocksoDyKClocksuDyK
 
RegistersuDyK
 
RegistersuDyK
 
OperationuDyK
 
Operation{DyK
Architecture{DyK
ArchitectureiDyKIERiDyKIIRiDyKFCRiDyKLCRiDyKMCRiDyKLSRiDyKMSRDyKDivisorLatchesoDyKDebug1oDyKDebug2DyKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/$DFZnnF$$l
 
t\j      
!Rn$F$$l
 
t\j      
!Rn:   !2"4"""##%&2'4'0*2*4*6*<*V*X*- -----
 
&F
 
&F-..j/l/
 
00000`1b1~11111111111111221$H$7$8$ $$d&dZ^l.2>\^rvF$$l
 
t\j      
!Rn$v&$$F$$l
 
t\j      
!Rn$8
 
0000&PP/R / =!"#$%8
 
0000&PP/R / =!"#$%200&PP/R / =!"#$%+0P/R / =!"#$%@=p]@ִTuXLj(ٔ>x]tUՙ}s$ :"bŦbGNs" 4$cHb退3Zt!iHĮJ%26(Պ>rQwrsܓk쵾|}gGa|0>B)#7?\Vc*dÁI50vcaլX+N5,IW@H)H}q΋9OQTaMIN8l6:^ݘdԘGZ˯z#ǐQps|L3&w#Sו(j[YBV_5+ԗ@3Z-zQ 'փ׫z5뵕*׍fؓ:?Bй4XHc0Ol :j*U\`R
 
kurm/O /wCyp~-5HfpJ 3p\tr^.ҝg@L˃+*c0,ue
 
N51c+[L5)>{_17ېE^PJT!o79yY
 
?'b)PS!6(
~s2k))ج^ҿo3TtmzF}bNyZď+JGL'JlF]LH{q^)KiOcb)TE\kX_l2OEϡ7j+1])L˟9uK0'k]"eK^J*
 
kl}3SD;p9
4d}ڵ=5@HFEaҗ8vop(8 t+OvSWzAa*:З5]nvO7AwG+V|.C>I~H?..)-zc2U(䣲SG'5BN%N>壉
}U~O?$l:1~)3].srn@udS=ȃ<៣[|m"oVFhFp	UBU} :,s85Rޠv ot6!HUCQL;z#:Ǜ!men/Ls|Q{":5?Q\F{BnLWT9T%)uj+8lN*N8$9oOhm'K$6Kt
x&umG,ޜ,̫@#Zbe:2F6&6x#ORuSީ>R'5TNHP$׼l.u6ܮQzBpҺGL=#HWzxyOpH6i>ޗ86}!+Ytp˱Su{5^$qMIr̶.oҭ8܈>a]enNtnNwD!}QdTwv;y";POG(7뒖&C@اW!%!t,t-fk%VNZ[-k^ss|֞?򱬭c4V22
cBh#50C!kn``k[ e_T,-Ek}7{%q{jmbEG _:%ez|Q;gK
 
ae=_݃=4YbE-B~k^jaX%v/|m@V%iEǡ{&xm'R>̽?NzsqA_ʆR\eР+h&`٠{#/kv11S     C/[-s2qQ:iz0^}x cIɶ=^iO.}
!si<ڒ/oqR6!͎wNR`uj+8l6
 
'T`=vLb!AiFNг5Bk>u';f~'e~WT\;       c}wEk3sv@A3͈Z=h_;؜'c?"Wڿc78v+69C)KO1S:ȋmLP;1|LR6GD޲~D!ӣFp     !{{qƿca6YuQpײ~qLq/7<Xg9TxYƲ,M^&<`zM:shA`hu*(/ڻB>RG    >CNhiూG+xGp
 
>_DOS   Nx5?(AC7QF~D'o͂Eơ??-x$eC_,%u        ɼKFM*cC~Q[
~A{KuɆZ_9MՎwVJ8
RTm{簶}vflVE'
 
@pI/|L|K_*2Y^d_.
 
?*x
 
k(GW>FIsRF>ӛ߉y^<}s靚#oR6~n+Ck6
 
%W4+MZEh~'}+]aFs
 
~@?$x_   nQߏ    ~\7  ~R8~B/s[i|nk+eۢ"xNZbk?oZ-
Ngl,vK+J!svY"^ck/W}܋
 
~O5{5.xO:՟E~sTK,nec,t71TKH?dSܭf/;94#:aޠoIn^s פ6᪰    fy9\=8bdWw͈?ck4,j*,1jFT8 S_')AuD.;jG
 
Y"vᚿ
 
=4( _$T;SJ#+@gVd{_σEZD.Y6O)TV[Yg+ۼQK|ّ)sm{kJ-fɶWGQCG_ܾGcmU}N>[=       eKUB;kzDλѷzY2PWfBL;)swZld$uEٽ27?Q\Q\]X[Yq2xq^HPWP
 
>^;w*M+MCǛh77톎ƟWw6)/mJG忌]ƛN`~ȟyf\׌뛑vlwCH;t!Cs>ރqxzO=uM=N;l`{5n8b7(@;}FO@n~8"@ǭ-z)UY}*pqVc#vO@o{W1joD,-%{7βT>YHѷGq/BPYyYJJo,7yYj,7w"F_^K?j5zR__"}^ڥMإ.mKgvy]ܫvyviM)]h;E2:]_2,eB˄(?n
Ke    ;FYže(GY(d{YψBb}BZc,),)Q:LS   n{~N
 
9Œ2>l~P@Dl%Y[TUűoU/Lky|rc)8{:}W:Ols2W{[psҹﻴs`ؕJdÌB>+e-EHe$Ψj"Uo^ײc#^\ْ,RrXs}6iײ5;2s);NV"wQl>l,෈_%s{ŎM\:ٶYa#m۟˾/ORخ79=GEzw6l6[7oI;ntnN3"Tͺt}~Hɔel=}4;u;QsSP2NS{
޿U﹣یQȧEL"TỎiw^~/M[aӇ8-en)wO;[iuf˩}NDǾRjy7#(&(*,4<RTV^x\\8[$$l4ֈ}y    $E$$l4\y `1``
 
rXrZr\r~rrrrrrrrrrrrrrrrrssssbs~ssssssssssssssstt4t6tRtTtvtxtttttttttttuu$u&u,ut                
 
       CJ 5CJ45B*CJ4nHo(CJ`OJQJ5B*PJmH        nHo(5B*PJmH   nH  jU0J
j0JUB*0JjB*Uj\B*UB*Dt4t6tRtTtvtxtttttttuu&u(u*u,uP	R	T	V	X	Z	\	^	`	
f!1$H$7$8$>:>l ג{r:-q_Mp[>aӟLjo)s{6/
 
tFf!<8^&(4V$$h$$l\4֞nJ
U"7j	$$qq$0rtx|,.26t<$d$$l֞nJ
U"7j	$$$6:Bhh&l4@d$$l֞nJ
U"7j	$$$> BDd$$l֞nJ
U"7j     $$$ Generates Receiver Line Status interrupt.
         0    No overrun state2RParity Error (PE) indicator
        1    The character that is currently at the top of the FIFO has been received with parity error. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
  0    No parity error in the current character3RFraming Error (FE) indicator
      1    The received character at the top of the FIFO did not have a valid stop bit. Of course, generally, it might be that all the following data is corrupt. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
    0    No framing error in the current character 4RBreak Interrupt (BI) indicator
      1   A break condition has been reached in the current character. The break occurs when the line is held in logic 0 for a time of one character (start bit + data + parity + stop bit). In that case, one zero character enters the FIFO and the UART waits for a valid start bit to receive next character. The bit is cleared upon reading from the register. Generates Receiver Line Status interrupt.
    0    No break condition in the current character5RTransmit FIFO is empty.
  1    The transmitter FIFO is empty. Generates Transmitter Holding Register Empty interrupt. The bit is cleared when data is being been written to the transmitter FIFO.
      0    Otherwise6RTransmitter Empty indicator.
    1    Both the transmitter FIFO and transmitter shift register are empty. The bit is cleared when data is being been written to the transmitter FIFO.
    0    Otherwise7R      1    At least one parity error, framing error or break indications have been received and are inside the FIFO. The bit is cleared upon reading from the register.
  0    Otherwise.
4.8 Modem Status Register (MSR)

The register displays the current state of the modem control lines. Also, four bits also provide an indication in the state of one of the modem status lines. These bits are set to  1  when a change in corresponding line has been detected and they are reset when the register is being read.

Bit #AccessDescription0RDelta Clear To Send (DCTS) indicator
    1    The CTS line has changed its state.1RDelta Data Set Ready (DDSR) indicator
      1    The DSR line has changed its state.2RTrailing Edge of Ring Indicator (TERI) detector. The RI line has changed its state from low to high state.3RDelta Data Carrier Detect (DDCD) indicator
    1    The DCD line has changed its state.4RComplement of the CTS input or equals to RTS in loopback mode.5RComplement of the DSR input or equals to DTR in loopback mode.6RComplement of the RI input or equals to Out1 in loopback mode.7RComplement of the DCD input or equals to Out2 in loopback mode.
4.9 Divisor Latches 

baud_reg =    F  / (16 * B)   *  10exp6    -1

F : clk_i  frequency  MHz
B : baud rate  bps

Exsample :
      64.1 = 20  / (16*19200)    * 10exp6  - 1
     baud_reg = 64

The divisor latches can be accessed by setting the 7th bit of LCR to  1 . You should restore this bit to  0  after setting the divisor latches in order to restore access to the other registers that occupy the same addresses. The 2 bytes form one 16-bit register, which is internally accessed as a single number. You should therefore set all 2 bytes of the register to ensure normal operation. The register is set to the default value of 0 on reset, which disables all serial I/O operations in order to ensure explicit setup of the register in the software. The value set should be equal to (system clock speed) / (16 x desired baud rate).
The internal counter starts to work when the LSB of DL is written, so when setting the divisor, write the MSB first and the LSB last.

4.10 Debug 1

This register is only available when the core has 32-bit data bus and 5-bit address bus.
It is read only and is provided for debugging purposes of chip testing as it is not part of the original UART16550 device specifications. Reading from the does not influence core s bahaviour. 

Bit #AccessDescription7-0RLine Status Register value.11-8RInterrupt Enable Register value (bits 3-0).15-12RInterrupt Identifier Register value (bits 3-0).23-16RLine Control Register value.31-24RModem Status Register value.
4.11 Debug 2

This register is only available when the core has 32-bit data bus and 5-bit address bus.
It is read only and is provided for debugging purposes of chip testing as it is not part of the original UART16550 device specifications. Reading from the does not influence core s bahaviour. 

Bit #AccessDescription2-0RTransmitter FSM state7-3RNumber of characters in Transmitter FIFO (tf_count)11-8RReceiver FSM state16-12RNumber of characters in Receiver FIFO (rf_count)18-17RModem Control Register value (bits 4-0)23-19RFIFO Control Register value (bits 7-6)31-24RReserved. Returned value is 0.
5
Operation

This UART core is very similar in operation to the standard 16550 UART chip with the main exception being that only the FIFO mode is supported. The scratch register is removed, as it serves no purpose.

This core can operate in 8-bit data bus mode or in 32-bit bus mode, which is now the default mode.

The 32-bit mode is fully WISHBONE compatible and it uses the WISHBONE [SEL_I] signal to properly receive and return 8-bit data on 32-bit data bus. The 8-bit version might have problems in various WISHBONE implementations because a 32-bit master reading from 8-bit bus can expect data on different bytes of the 4-byte word, depending on the register address.
Also, in 32-bit data bus mode, the [ADR_I] is 5 and not 3 bits wide.  

In addition, in the 32-bit data bus mode a debug interface is present in the system. This interface has 2 32-bit registers that can be read to provide non-intrusive look into the core s registers and other internal values of importance. 

The selection between 32- and 8-bits data bus  modes is performed by defining DATA_BUS_WIDTH_8 in uart_defines.v, uart_top.v or on the compiler/synthesizer tool command line. 

5.1 Initialization 

Upon reset the core performs the following tasks:

The receiver and transmitter FIFOs are cleared.
The receiver and transmitter shift registers are cleared
The Divisor Latch register is set to 0.
The Line Control Register is set to communication of 8 bits of data, no parity, 1 stop bit. 
All interrupts are disabled in the Interrupt Enable Register.

For proper operation, perform the following:

Set the Line Control Register to the desired line control parameters. Set bit 7 to  1  to allow access to the Divisor Latches.
Set the Divisor Latches, MSB first, LSB next. 
Set bit 7 of LCR to  0  to disable access to Divisor Latches. At this time the transmission engine starts working and data can be sent and received.
Set the FIFO trigger level. Generally, higher trigger level values produce less interrupt to the system, so setting it to 14 bytes is recommended if the system responds fast enough.
Enable desired interrupts by setting appropriate bits in the Interrupt Enable register.

Remember that (Input Clock Speed)/(Divisor Latch value) = 16 x the communication baud rate. Since the protocol is asynchronous and the sampling of the bits is performed in the perceived middle of the bit time, it is highly immune to small differences in the clocks of the sending and receiving sides, yet no such assumption should be made when calculating the Divisor Latch values.



6
Architecture

The core implements the WISNBONE SoC bus interface for communication with the system. It has an 8-bit data bus for compatibility reason. The core requires one interrupt. It requires 2 pads in the chip (serial in and serial out) and, optionally, another six modem control signals, which can otherwise be implemented using general purpose I/Os on the chip.

The block diagram of the core is on the following page.



OpenCores UART16550 core specifications      DATE  \* MERGEFORMAT 10/03/30

HYPERLINK "http://www.opencores.org/"www.opencores.org     Rev 0.1 Preliminary  PAGE   of  SECTIONPAGES2

HYPERLINK "http://www.opencores.org/"www.opencores.org       Rev 0.6  PAGE i 

HYPERLINK "http://www.opencores.org/"www.opencores.org Rev 0.6  PAGE 13 of  SECTIONPAGES16


Figure  SEQ Figure \* ARABIC 1 - Block Diagram of the UART core

Fifo_push_rec

Fifo_pop_trans

u_reg

Txd

Fifo_rec

Fifo_trans

wishbone

Fifo_pop_rec

Fifo_push_trans

Uart_receiver

Uart_transmitter

Rxd

System clock(clk_i)  <50MHz

Uart_register

Noize shaver & baud circuit

wishbone



` b     d     f     h     j     l     n     p     r     t               
 
       4     6     Z     l                         >     @     J     $$$$
f!
       !f!
f!
 
       6     Z     h     j     l     n                                        >     @     |                                                          2              4              T              V              n              p                                                                                                                                                                        
 
        
 
        .
 
        0
 
        Z
 
        \
 
        
 
        
 
        
 
        
 
        
 
        
 
        
 
        
 
        ſj^CJUjN^CJUj]CJUjX]CJUCJ
jCJUB*nHB*
 
B*nHo(5CJ 6CJ(
 
6B*CJ j5B*CJ U5B*CJ nHo(
 
5B*CJ 6B*CJ nHo(6CJ 6J       T     b     z     |                                        |fF$$l
 
t\3
!<c
 
$
!F$$l
 
t\3
!<c
 
$          8     :     B     R     l                                             .     H                    d
 
       F$$l
 
t\3
!<c
 
$
 
                 &     @     z     |                                                                                                              

3$
!$F$$l
 
t\3
!<c
 
            
 
        
 
        .     @     B                         
     
     
     
     r     t                    6          $     &     (     .     @     B     &d0
 
&F
3
 
        
 
        
 
        
 
        
 
        
 
                  6     8     :     <	>      B     D     h     j                                                                      *     ,     L     N     `     b                                                            
     
     0
     2
     \
     ^
     
     
     
     
     
     
     t          z     |            jU5j]bCJUjaCJUjmaCJUj`CJUj`CJUj`CJUj_CJU
jCJUCJj0_CJU>B                                                          $
!F$$l
 
t\      !$                 *     P     R     f     t                         nnF$$l
 
t\      !$F$$l
 
t\      !                                      (     >     @     R     b     p                                                  F$$l
 
t\      !$
 
       <	>      P     T     `                                             *     ,     6     B     V     n     F$$l
 
t\      !$n  p     |                                             r          nXF$$l
 
t\n/!Sn$F$$l
 
t\n/!Sn                    *     ,     6     B     V     n     uusqnnnn$CEƀbF$$l
 
t\n/!Sn        n      p                                                  fF$$l
 
t\j      
!Rn$$
!F$$l
 
t\j      
!Rn
 
x46@P\jY$$lֈ}y 1$"&PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       &*.VXz~|LQ$$l
 
trj        
+f!     nS[$>@"&*.LN(Q$$l
 
trj        
+f!     nS[$ $>@BD46@P\jQ$$l
 
trj        
+f!     nS[$6:4:h.02@B|~
<@FNdfj-͹͹ܣܣ
5B*nHo(5jZ7B*UX
0J7B*XjZ7B*UXj7B*UX  7B*TnHo(       7B*XjZUH*0J     jUjYU?"&,fhPQ$$l
 
trbBf!
nS$
 
$$
!Q$$l
 
trbBf!
nS$
 
       X$$l
 
trbBf!
nS$
 
        
 
$
DHNR|~PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       
 
RT$Q$$l
 
trj        
+f!     nS[$
$&*0t	8	V	|H;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^V    X     \     b                                   
 
8
 
V
 
X
 
`
 
f
 

 

 

 

 

 
&Ü$;$$l
 
tFf!<8^&(



4V$$h$$l\4֞nJ
U"7j      $$qq$        
 

 !"#$%&'()*+,-/012356B89:;<=>?@ADFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~E&4LNRV*,04x|;$$l
 
tFf!<8^$
!;$$l
 
tFf!<8^$xz~Tr
 
LÜ<$;$$l
 
tFf!<8^LN*f($
!;$$l
 
tFf!<8^$>bL;$$l
 
tFf!<8^$;$$l
 
tFf!<8^02
 
vxz~$VX\ðü$;$$l
 
tFf!<8^\b>@npxz;$$l
 
tFf!<8^$,PRVZH|8;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^|~                   8     h     bx ,L<$;$$l
 
tFf!<8^68DRjlptw$
!=$$l4
 
tFf!<8^;$$l
 
tFf!<8^$
t
v
z
~

4dfjn&D<;$$l
 
tFf!<8^;$$l
 
tFf!<8^$$&*.l"v
 
`(;$$l
 
tFf!<8^$
 
,.26~, . : H ` ;$$l
 
tFf!<8^$` b f j  
 
!!!!`!!T|X;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^
 
!!!!"""""L#N#R#V####l=$$l%
 
tFf!<8^$;$$l
 
tFf!<8^##\$^$b$f$$$$$n%p%r%%%%%0&V&X&n&&x;$$l
 
tFf!<8^$&&&+,----P/R/^/l//////$
!;$$l
 
tFf!<8^$
!////2040@0D00000000Ø|;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^01<1>1@1Z1\12333333|t;$$l
 
tFf!<8^=$$l5
 
tFf!<8^$
3333444t4v44444445 5,5055l;$$l
 
tFf!<8^$$
!5555555506=$$l,
 
tFf!<8^$;$$l
 
tFf!<8^062646:6N6P67788z;<
 
<==H?J?r?t???=$$l
 
tFf!<8^?:@@@A2B4BBBCCEF2G4G0J2J4J6J
 
&F
 
&FMNNjOlO
 
PPPPP`QbQ~QQQQQQQQQQQQQQRR1$H$7$8$ $$d&d(O*O6O8OOFOHObOdOfOhOlOnOOOOOOOOOPPPPPPPXPZP\P~PPPPPPPPPPPPPPPPPQQQQbQ~QQQQQQQQQQQQQQQRR4R6RRR5B*PJmH   nHo(5B*PJmH   nH  jUjQB*UB*0JjcPB*UB*jB*U0J
j0JUI{DyK
Introduction{DyK
IntroductionqDyKIOportsqDyKIOportsoDyKClocksoDyKClocksuDyK
 
RegistersuDyK
 
RegistersuDyK
 
OperationuDyK
 
Operation{DyK
Architecture{DyK
ArchitectureiDyKIERiDyKIIRiDyKFCRiDyKLCRiDyKMCRiDyKLSRiDyKMSRDyKDivisorLatchesoDyKDebug1oDyKDebug2D         4     8     F     f     h     |                                                                 <	>      $F$$l
 
t\j      
!Rn>        P     T     `     ~                                                  
 
            0     H     $$F$$l
 
t\j      
!Rn$H  J     L     N     V     ^     t     v     x               \\8[$$l4ֈ}y    $E$$l4\y `1``
 
8
 
0000&PP/R / =!"#$%8
 
0000&PP/R / =!"#$%200&PP/R / =!"#$%+0P/R / =!"#$%@=p]@ִTuXLj(ٔ>x]tUՙ}s$ :"bŦbGNs" 4$cHb退3Zt!iHĮJ%26(Պ>rQwrsܓk쵾|}gGa|0>B)#7?\Vc*dÁI50vcaլX+N5,IW@H)H}q΋9OQTaMIN8l6:^ݘdԘGZ˯z#ǐQps|L3&w#Sו(j[YBV_5+ԗ@3Z-zQ 'փ׫z5뵕*׍fؓ:?Bй4XHc0Ol :j*U\`R
 
kurm/O /wCyp~-5HfpJ 3p\tr^.ҝg@L˃+*c0,ue
 
N51c+[L5)>{_17ېE^PJT!o79yY
 
?'b)PS!6(
~s2k))ج^ҿo3TtmzF}bNyZď+JGL'JlF]LH{q^)KiOcb)TE\kX_l2OEϡ7j+1])L˟9uK0'k]"eK^J*
 
kl}3SD;p9
4d}ڵ=5@HFEaҗ8vop(8 t+OvSWzAa*:З5]nvO7AwG+V|.C>I~H?..)-zc2U(䣲SG'5BN%N>壉
}U~O?$l:1~)3].srn@udS=ȃ<៣[|m"oVFhFp	UBU} :,s85Rޠv ot6!HUCQL;z#:Ǜ!men/Ls|Q{":5?Q\F{BnLWT9T%)uj+8lN*N8$9oOhm'K$6Kt
x&umG,ޜ,̫@#Zbe:2F6&6x#ORuSީ>R'5TNHP$׼l.u6ܮQzBpҺGL=#HWzxyOpH6i>ޗ86}!+Ytp˱Su{5^$qMIr̶.oҭ8܈>a]enNtnNwD!}QdTwv;y";POG(7뒖&C@اW!%!t,t-fk%VNZ[-k^ss|֞?򱬭c4V22
cBh#50C!kn``k[ e_T,-Ek}7{%q{jmbEG _:%ez|Q;gK
 
ae=_݃=4YbE-B~k^jaX%v/|m@V%iEǡ{&xm'R>̽?NzsqA_ʆR\eР+h&`٠{#/kv11S     C/[-s2qQ:iz0^}x cIɶ=^iO.}
!si<ڒ/oqR6!͎wNR`uj+8l6
 
'T`=vLb!AiFNг5Bk>u';f~'e~WT\;       c}wEk3sv@A3͈Z=h_;؜'c?"Wڿc78v+69C)KO1S:ȋmLP;1|LR6GD޲~D!ӣFp     !{{qƿca6YuQpײ~qLq/7<Xg9TxYƲ,M^&<`zM:shA`hu*(/ڻB>RG    >CNhiూG+xGp
 
>_DOS   Nx5?(AC7QF~D'o͂Eơ??-x$eC_,%u        ɼKFM*cC~Q[
~A{KuɆZ_9MՎwVJ8
RTm{簶}vflVE'
 
@pI/|L|K_*2Y^d_.
 
?*x
 
k(GW>FIsRF>ӛ߉y^<}s靚#oR6~n+Ck6
 
%W4+MZEh~'}+]aFs
 
~@?$x_   nQߏ    ~\7  ~R8~B/s[i|nk+eۢ"xNZbk?oZ-
Ngl,vK+J!svY"^ck/W}܋
 
~O5{5.xO:՟E~sTK,nec,t71TKH?dSܭf/;94#:aޠoIn^s פ6᪰    fy9\=8bdWw͈?ck4,j*,1jFT8 S_')AuD.;jG
 
Y"vᚿ
 
=4( _$T;SJ#+@gVd{_σEZD.Y6O)TV[Yg+ۼQK|ّ)sm{kJ-fɶWGQCG_ܾGcmU}N>[=       eKUB;kzDλѷzY2PWfBL;)swZld$uEٽ27?Q\Q\]X[Yq2xq^HPWP
 
>^;w*M+MCǛh77톎ƟWw6)/mJG忌]ƛN`~ȟyf\׌뛑vlwCH;t!Cs>ރqxzO=uM=N;l`{5n8b7(@;}FO@n~8"@ǭ-z)UY}*pqVc#vO@o{W1joD,-%{7βT>YHѷGq/BPYyYJJo,7yYj,7w"F_^K?j5zR__"}^ڥMإ.mKgvy]ܫvyviM)]h;E2:]_2,eB˄(?n
Ke    ;FYže(GY(d{YψBb}BZc,),)Q:LS   n{~N
 
9Œ2>l~P@Dl%Y[TUűoU/Lky|rc)8{:}W:Ols2W{[psҹﻴs`ؕJdÌB>+e-EHe$Ψj"Uo^ײc#^\ْ,RrXs}6iײ5;2s);NV"wQl>l,෈_%s{ŎM\:ٶYa#m۟˾/ORخ79=GEzw6l6[7oI;ntnN3"Tͺt}~Hɔel=}4;u;QsSP2NS{
޿U﹣یQȧEL"TỎiw^~/M[aӇ8-en)wO;[iuf˩}NDǾRjy7#(                                  .     0     V     X     b     r     ~               Y$$lֈ}y 1$Oh+'00       @L
 
ht
Specifications Template#Template for Core's SpecificationssRichard Herveilles ichSpecifications_Template.dothiroshi51oMicrosoft Word 8.0l@p! @T;qd@@r=C
 
~:acLight\pyth՜.+,D՜.+,\hp
Flextronics SemiconductorRT|GSpecifications TemplateTitle(RZ
 
_PID_GUID_PID_HLINKSAN{36AAFB4A-C7F2-475F-8985-B94C6280DE75}ATa"BDebug2a!?Debug1tl<DivisorLatchesms9MSRls6LSRmc3MCRlc0LCRfc-FCRii*IIRie'IERKhttp://www.opencores.org/Khttp://www.opencores.org/Khttp://www.opencores.org/A0UART_Blocks.emf+'00     @L
 
ht
Specifications Template#Template for Core's SpecificationssRichard Herveilles ichSpecifications_Template.dothiroshi51oMicrosoft Word 8.0l@p! @T;qd@@r=C
 
~:acLight\pyth         “     Γ     Г     ؓ     ړ                                        4     6     V     X     t     v                              ̔     Δ     Д     ܔ     ޔ               4     6     F     H     N     d$
 
t$
 
v$
 
$
 
$
 
$
 
&
 
&&
 
6&
 
B&
 
H&
 
(
 
&(
 
2(
 
8(
 
6B*CJ nHo(0JnHo(CJ
 
5B*CJ 5B*PJmH        nHo(5B*PJmH   nH36        V     X     t     v                         ܔ     ޔ               4     6     H     J     L     N     $
 
$
 
D&
 
H&
 
4(
 
8(
 
1$H$7$8$:hiroshiMarch30201010/03/30ii1616
1
 Template"Template for Core's SpecificationsRichard Herveillehiroshi^
 
[8@8jnCJ_H
aJmHnHsH tH     uF@BFQW0 1$$
f!&d0@&a$5CJ`\aJ`:@:QW0 2$@&
f!5CJ \aJ @@QW0 3$$
f!@&a$5CJ4\aJ4@@@QW0 4$$
f!@&a$6CJ$]aJ$D@DQW0 5$$
f!@&a$6B*CJ ]aJ 88QW0 6$@&
3CJaJ::QW0 7
<@&CJOJQJaJ@@QW0 8
<@&6CJOJQJ]aJF   FQW0 9
       <@&56CJOJQJ\]aJA@k=k*@*op

!( @(op

!*U@*rpx
 
>*B*`J)@!p|juSD>@2DhL$<@&a$5CJ@\aJ@KHOJQJFOFHeadeing 1 Name$a$5CJH\aJH.YR.QW0o-D OJ     QJ     @v!k 1$$v!k 2
 
^$$v!k 3
 
^$$v!k 4
 
^$$v!k 5
 
^$$v!k 6
 
^$$v!k 7
 
^$$v!k 8
 
^$$v!k 9
 
^2V@2h:yW0_0rpx
 
>*B*`J*"@*VhjuS
 
 xx5\2T2ox!x]^B",ge"x&P2&,ge 2#dx(QB(,ge 3$xCJaJ&M!R&,geW[NR0
 
%`0Cb0,ger&hx^h*Nar*,geW[NR0 2
 
'`:R:
 
,ger 2(hdx^h<S<
 
,ger 3)hx^hCJaJ ? P}
 
*^**zeW[R+CJaJLeN,*+*e+gleW[R-CJaJ@$@[HQ!.@&+D/^@OJQJ.%.]QNOO@b/CJOJQJaJ&&leW[R0CJaJ,
 
,"}_ 11^`,,"}_ 22^`,,"}_ 33^`,
,"}_ 44^`,,"}_ 55^`,,"}_ 66^`,,"}_ 77^`,,"}_ 88^`,,"}_ 99p^p`,!,"}_QW0:5OJQJ\(/(N;h^h`,2,N 2<^`,3,N 3=8^8`,4,N 4>^`,5,N 5?^`$0${agfM0  @
 
&F(6({agfM0 2       A
 
&F(7"({agfM0 3       B
 
&F(82({agfM0 4       C
 
&F       (9B({agfM0 5        D
 
&F
 
.DR.{agfM0}}LEhx^h2Eb2        {agfM0}}L 2Fx^2Fr2     {agfM0}}L 3G8x^82G2     {agfM0}}L 4Hx^2H2     {agfM0}}L 5Ix^$1$k=juS J
 
&F(:(k=juS 2       K
 
&F(;(k=juS 3      L
 
&F
(<(k=juS 4       M
 
&F(=(k=juS 5       N
 
&F`-`xeW[R"O
       `       @ 
OJ
 
QJ
 
_H
mHnHsH tH     uZIZ       o~p|QW0.P8$d%d&d'd-D^8`OJQJ,,jnr
 
Q^OR,Z2,f_j0W0SCJOJ
 
QJ
 
aJK(cbeT @R r
T
 
U^.Jb.oRLV$<@&a$OJQJ,,,QxQv!kW^`,#,Vhv!kX ^` 4.4QxQv!kQW0Yx5OJQJ\44E-mail SignatureZ22HTML Address[6]JJHTML Preformatted\CJOJ
 
QJ
 
^JaJ,,Normal (Web)]DScjoy'IXWVOMLKFBA@8754YDScjoy'*       
 

I
 
:
 
t
 

 

 

.HI^st
 
)56:BOuvz":c$3MNOQZ[\ !pyz<=`t%/;<@BH\]fhn
 
                       &     (     .     L     M     V     X     ^     w     x                                                                                
 

 

 

 

 
 
1
 
2
 
9
 
;
 
B
 
d
 
 
 
 
 
 
 
 
 
 
$=>HJPhisu|  #%+?@CJXY^eq}~

 




+
,
<
>
@
B
W
X
{
}










')+-GHnprt68:<OPvxz|357:WXY()MPSUklmo$4CDFIv<=>OP}~M-.0248M \]_acgt-.&')+#3CTUVno;JYZ\_89;>L]        !!!!!!"!"""$"'"A"l"""""""2#3#9#@#L#M#O#Q#z############4$5$7$9$$$$$$$%%%%%%%%%%%%%&&&&+&,&.&0&K&l&&&&&&((()(+(-(I(	)9):)<)>)[)V******7,j,k,m,o,,1-B-C-E-G-d--.
.........0
000&0'0)0+0P0{0|0~0000000A1B1D1F1q111111111$2%2'2)2h2i2k2m222222223!3"3-3\3o3p35u6v66667777777777778888H8I8O8Q8n8o8u8w88888889999999999990:1:6:8:K:L:R:T:::::::::::::;;;;;;;;L<M<===>>??????@L@t@@AA=A>AAAB7CCCEEEEE!E"EFFFFFF:G;GGGGGaHbHcHHHHHHHHHHHHHHHHHHIIII I1I2I6I7ISITIbIcIIIII000000000000000000008000000`00H@00H00H00000000000000000000000000000000000000000000000@00F0F0F0F0F0F 0F 0F 0F 0F0F0F000000000000000000000000000000000000000000000000000000000000000r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       00i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
000000000000000000000000@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@00@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.B2B2B2B2B2B2B2B2B2B2@0B2@0B2@0@0    6@0       6@0       6       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6       6@0@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0.?@0.?@0.? 0.? 0.? 0.? 0.? 0.?@0.?@0.?@0.? 0.? 0.? 0.? 0.? 0.?@0.?@0.?@0.?@0.?@0.?@0DD@0D@0D@0D@0D@@@@@@@@
 
 KK





rrruK#*>$FIO\e8g4jt:"اԪ0|@(ORRj-r
 
       
 
        |     &               $
 
2:NVo})2 1JS?AQdte^
fEJ4/ !R#%&'j)),13d4v56n;<l=I>>vCJh"&$$'B+223055j78P9V::;<p>@BCZE,FGHJMONRzUWZ>^`ehLi"m
 
nsj}:,*^&:Tv`BDDG@KRRS0UUjWXPYVZZ[\p^`bcZe,fghjmoNrzuwz>~L"
 
j:,*^&:Tv``bbe@ippq0ssjuvPwVxxyzp|~Z,Nzؕ>L"
 
j:,*^&:Tv`~:,Z(t(DFPޚrP`ȡ$^F`*zxV.N`2ʢl^0ZZv&x&$V&6xL\
 
`0-2`2l^0ZZv&x&$V&6xL\
 
` !#&/03506?MR`2l^0ZZv&x&$V        &6xL!\&()-.4
 
>`BCEHQRUW0Xaot`   J     
 
                     B                    n          n          >     H               H     2           #     $     &	&	F(	x)	H+	.	X0	3	<6	8	n;     ?     A     ~F     H     J     M     N     T     ,^     b     c     e     h     q      s     u     w     Rx               6     $
 
35689<=?@BCEFGIJLMPQSTUXYZ\^_abceghjkmnpqsuvwyz|}   
 

klmnpqrstuvwxyz{|~ 
 

 !"#$%&'(*+,-./013!"#$%&'()*+,-./023456789:;<=>?@ABCDEFGHIKLMNOPQRT;<=>@BCDEFGHIJKLMNOPRSTUVWXYZ[\]^_`abcefghijklmnopqrsuLy (
)Y!D%4').35;=|BJM47;>ADHKORW[]`dfilortx{~Unknownhiroshi\!BI_uwz 7:=dq



%H_l(4Pgt
 
)CKI %%%%%%XXXXXXXXXX(?HKr       
4FPWY^loutX!tBtX!tX!tBt *4l[\,"$]@ִx
 
@/[(    
 

 

 

 
sJA ?UART_Blocks.emf,"\
 

 
3-
"Z
 
0
 
s*o+        fB
 
1@
 
6DjJ*    Z
 
2
 
s*fo)        fB
 
3
 
6D33o(    l
 
4
 
0̙'  
l
 
5
 
0̙
T
 
6
 
c$̙&
 
l
 
7
 
0̙
l
 
8
 
0
̙

rB
 
9
 
BDjJ?%Z
 
:
 
s*̙o$Z
 
;
 
s*̙o#lB
 
<
 
<D33o"fB
 
=@
 
6D33o!Z
 
>
 
s*o fB
 
?@
 
6D33ol
 
@
 
0̙
l
 
A
 
0̙
l
 
B
 
0
 
̙
 


 
Z
 
C
 
s*olB
 
D
 
<D33ofB
 
E
 
6D33ol
 
F
 
0  ̙
   lB
 
G
 
<D33olB
 
H
 
<D33o`B
 
I@
 
0DԔxB
 
J
 
HDjJ?l
 
K
 
0̙0rtx|,.26t<$d$$l֞nJ
U"7j	$$$6:Bhh&l4@d$$l֞nJ
U"7j	$$$> BDd$$l֞nJ
U"7j     $$$&4LNRV*,04x|;$$l
 
tFf!<8^$
!;$$l
 
tFf!<8^$xz~Tr
 
LÜ<$;$$l
 
tFf!<8^    
l
 
L
 
0̙

l
 
M
 
0̙
rB
 
N
 
BD?l
 
O
 
0̙
rB
 
P@
 
BD?lB
 
Q@
 
<D?rB
 
R
 
BD?xB
 
S
 
HD1?Z
 
T
 
s*oxB
 
U
 
HDjJ?l
 
V
 
0̙
l
 
W
 
0̙
l
 
X
 
0̙
f
 
Y
 
s*̙
rB
 
Z@
 
BD1?rB
 
[
 
BD1?B
 
S       ?FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFI7
bt@tAdJ t[T

tX]tZd    tW,
 
tV$<tYNZtKVBtBV      
 
t8"L&ptO"TL&tL
<tM<t5;tUtTtStRTtQ"tP8"tN8)"*tJmtIj%    tHtGtF
 
YtE
 
tD
 
TtC?*   t?ot>A,t=
 

 
t<t;PTKt:%6Bt9mt6m"t4`B!t3wxTt2:T5t1t0m4t4J/!2t
_Hlt506287841
_Ref506287525IntroductionIOportsClocks  Registers
_Hlt532054625
_Hlt532054626
_Hlt510784892
_Hlt512415133
_Hlt512415149
_Hlt512419506
_Hlt512415141
_Hlt522677951
_Hlt257705768
_Hlt510784927IERIIRFCRLCRMCRLSRMSRDivisorLatchesDebug1Debug2   OperationArchitecture
_Hlt532050089
_Hlt532050090
 
C-lnx("&.2v68;EGGI@@
 

@@@<I.mo{+"&.268; EGGI.HtN\!J_xz
 
;=r


&Hm5PuFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFG9GGGGGGGGG@HJHNH`HaHaHbHcHjHHHHHIIFbHcHHHHHHHHHHHHHHHHHIIII I0I2I5I7IRITIaIcI~IIIIhiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.doc|LJN}ȜkM~~L8˚KDC,B,A@^JR @\J     x
|Hm,l5\C>>>8ZT ^`.^`.88^8`.^`.^`OJQJo(^`OJQJo(88^8`OJQJo(^`OJQJo(hh^h`.hh^h`OJQJo(h^h`OJQJo(hh^h`OJQJo(hh^h`.P^`P..^`...x        ^`x....   ^`
 
..... 
 
X^
 
`X......        
^`.......       
8^`8........   
`^``.........hh^h`h^h`OJQJo(>,l5x
8ZT\J~}|@    C$Eƀb'mHnHCJ$C$Eƀb'nHo(\.0=ABEGHt}#$%+23;KLMN^aw#&6ACIa                                          D     H     PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       H      L     P     x     z                         6     8                                   *     .     2     |LQ$$l
 
trj        
+f!     nS[$|                               8     :     d     f     h                    
 
                 &     (     b     d                                        "      $      &      @      B      p      r                                                !     !     !     6!     8!     X"     \"     #     #     #     #     #     $     $     $     "$     @$     V$     \$     $     $     &          7B*TnHo(       7B*XjeUH*jNeUjdUj|dUjdUjcUjAcU0J     jUjbU@2   6     `     b                                   D      H      L      P      n      p                              (Q$$l
 
trj        
+f!     nS[$                   :!     >!     B!     F!     `!     b!     d!     f!     "     V#     X#     b#     r#     ~#     #     #     Q$$l
 
trj        
+f!     nS[$#      #     $$     @$     D$     H$     N$     $     $     $     PQ$$l
 
trbBf!
nS$
 
$$
!Q$$l
 
trbBf!
nS$
 
       $      $     $     $     $     $     %     %     %     %     %     %     &     &     X$$l
 
trbBf!
nS$
 
        
 
$
&    &     f&     j&     p&     t&     &     &     &     &     PQ$$l
 
trj        
+f!     nS[$$
!Q$$l
 
trj        
+f!     nS[       &       &     P&     R&     T&     b&     d&     &     &     &     &     &     &     &     &     $'     ,     ,     .     .     .     .     /     /     ^0     b0     1     2     3     3     3     3     3     3     h>     p>     >     >     >     >     >     >     M     M     M     M     M     M     M     M     g     6h     Fh     i     i     ~i     i     l     l     `s     bs     Vx     &               Ⱥ57B*T7B*H*T 7B*TnH        j
5B*nHo(nHo(H*5jf7B*UX
0J7B*Xj6f7B*UX  7B*Xj7B*UX@& &     &     $'     &'     ('     ,'     t'     v'     (     (      (     .(     F(     Q$$l
 
trj        
+f!     nS[$
F(      H(     L(     R(     (     (     (     (     (     (     :)     Z)     x)     |H;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^x)   z)     ~)     )     )     )     *     *     *     *     :*     Z*     x*     z*     *     *     *     *     *     *     *     H+     Ü$;$$l
 
tFf!<8^H+   J+     ,     ,     .     .     .     .     &.     8.     V.     x.     .     .     .     .     $$h$$l\4֞nJ
U"7j        $$qq$    d
 

fs> !"#$%&'()*+,-./0123456789:;<=>?@ABCDJFGHIKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrtuvwxyz{|}~LN*f($
!;$$l
 
tFf!<8^$>b        !L;$$l
 
tFf!<8^$;$$l
 
tFf!<8^!!!!!0#2######
 
$v%x%z%~%%%$&V&X&\&ðü$;$$l
 
tFf!<8^\&b&&&>'@'n'p'''x(z((((;$$l
 
tFf!<8^$((((),)P)R)V)Z))))H|8;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^))))|*~***++++8+h+-b-x------- ,L<$;$$l
 
tFf!<8^j-l-------GH$HHH\I`I^LrL>S@S4XmfmooooDpFprptppppppppppq(q*q6q8qqFqHqbqdqfqhqlqnqqqqqqqqqrrrrrrrϬj\B*U0J
j0JUB*0Jji[B*UB*jB*U   jU       7B*X57B*T7B*H*T   7B*TnHnHo(        jD-----6.8.D.R.j.l.p.t..w$
!=$$l4
 
tFf!<8^;$$l
 
tFf!<8^$
..t/v/z/~//42d2f2j2n22&444D<;$$l
 
tFf!<8^;$$l
 
tFf!<8^$44446$7&7*7.7l7:::::";v<<<<<<
 
>`(;$$l
 
tFf!<8^$
 
>,>.>2>6>~??????,B.B:BHB`B;$$l
 
tFf!<8^$`BbBfBjBB
 
CCCC`CCT|X;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^
 
CCCCDDDDDLENEREVEEEEl=$$l%
 
tFf!<8^$;$$l
 
tFf!<8^EE\F^FbFfFFFFFnGpGrGGGGG0HVHXHnHHx;$$l
 
tFf!<8^$HHHMNOOOOPQRQ^QlQQQQQQ$
!;$$l
 
tFf!<8^$
!QQQQ2R4R@RDRRRRRRRRØ|;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^RSS@SZS\STUUUUUU|t;$$l
 
tFf!<8^=$$l5
 
tFf!<8^$
UUUUVVVtVvVVVVVVVW W,W0WWl;$$l
 
tFf!<8^$$
!WWWWWWWW0X=$$l,
 
tFf!<8^$;$$l
 
tFf!<8^0X2X4X:XNXPXYYZZz]^
 
^__HaJarataaa=$$l
 
tFf!<8^yKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/{DyK
Introduction{DyK
IntroductionqDyKIOportsqDyKIOportsoDyKClocksoDyKClocksuDyK
 
RegistersuDyK
 
RegistersuDyK
 
OperationuDyK
 
Operation{DyK
Architecture{DyK
ArchitectureiDyKIERiDyKIIRiDyKFCRiDyKLCRiDyKMCRiDyKLSRiDyKMSRDyKDivisorLatchesoDyKDebug1oDyKDebug2DyKyK4http://www.opencorehvw|      !(8:?BXceq


JSR[WX()+4klmno
+/:;22222222222222222222333333 3!3"3a:bbbc2d4dddeegh2i4i0l2l4l6l
 
&F
 
&Foppjqlq
 
rrrrr`sbs~sssssssssssssstt1$H$7$8$ $$d&d#3+3/333537383:3=3@3A3I3J3W3X3Y3Z3[3\3n3o3p3v67788;E!ExEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFGG#G.G0G8G
 
1 1X$
 
1 1 1\$
 
0 0 1 0 0 0 1| 0 1 0 1 1 1 0 1 1 1 8
 
0000&PP/R / =!"#$%8
 
0000&PP/R / =!"#$%200&PP/R / =!"#$%+0P/R / =!"#$%@=p]@ִTuXLj(ٔ>x]tUՙ}s$ :"bŦbGNs" 4$cHb退3Zt!iHĮJ%26(Պ>rQwrsܓk쵾|}gGa|0>B)#7?\Vc*dÁI50vcaլX+N5,IW@H)H}q΋9OQTaMIN8l6:^ݘdԘGZ˯z#ǐQps|L3&w#Sו(j[YBV_5+ԗ@3Z-zQ 'փ׫z5뵕*׍fؓ:?Bй4XHc0Ol :j*U\`R
 
kurm/O /wCyp~-5HfpJ 3p\tr^.ҝg@L˃+*c0,ue
 
N51c+[L5)>{_17ېE^PJT!o79yY
 
?'b)PS!6(
~s2k))ج^ҿo3TtmzF}bNyZď+JGL'JlF]LH{q^)KiOcb)TE\kX_l2OEϡ7j+1])L˟9uK0'k]"eK^J*
 
kl}3SD;p9
4d}ڵ=5@HFEaҗ8vop(8 t+OvSWzAa*:З5]nvO7AwG+V|.C>I~H?..)-zc2U(䣲SG'5BN%N>壉
}U~O?$l:1~)3].srn@udS=ȃ<៣[|m"oVFhFp	UBU} :,s85Rޠv ot6!HUCQL;z#:Ǜ!men/Ls|Q{":5?Q\F{BnLWT9T%)uj+8lN*N8$9oOhm'K$6Kt
x&umG,ޜ,̫@#Zbe:2F6&6x#ORuSީ>R'5TNHP$׼l.u6ܮQzBpҺGL=#HWzxyOpH6i>ޗ86}!+Ytp˱Su{5^$qMIr̶.oҭ8܈>a]enNtnNwD!}QdTwv;y";POG(7뒖&C@اW!%!t,t-fk%VNZ[-k^ss|֞?򱬭c4V22
cBh#50C!kn``k[ e_T,-Ek}7{%q{jmbEG _:%ez|Q;gK
 
ae=_݃=4YbE-B~k^jaX%v/|m@V%iEǡ{&xm'R>̽?NzsqA_ʆR\eР+h&`٠{#/kv11S     C/[-s2qQ:iz0^}x cIɶ=^iO.}
!si<ڒ/oqR6!͎wNR`uj+8l6
 
'T`=vLb!AiFNг5Bk>u';f~'e~WT\;       c}wEk3sv@A3͈Z=h_;؜'c?"Wڿc78v+69C)KO1S:ȋmLP;1|LR6GD޲~D!ӣFp     !{{qƿca6YuQpײ~qLq/7<Xg9TxYƲ,M^&<`zM:shA`hu*(/ڻB>RG    >CNhiూG+xGp
 
>_DOS   Nx5?(AC7QF~D'o͂Eơ??-x$eC_,%u        ɼKFM*cC~Q[
~A{KuɆZ_9MՎwVJ8
RTm{簶}vflVE'
 
@pI/|L|K_*2Y^d_.
 
?*x
 
k(GW>FIsRF>ӛ߉y^<}s靚#oR6~n+Ck6
 
%W4+MZEh~'}+]aFs
 
~@?$x_   nQߏ    ~\7  ~R8~B/s[i|nk+eۢ"xNZbk?oZ-
Ngl,vK+J!svY"^ck/W}܋
 
~O5{5.xO:՟E~sTK,nec,t71TKH?dSܭf/;94#:aޠoIn^s פ6᪰    fy9\=8bdWw͈?ck4,j*,1jFT8 S_')AuD.;jG
 
Y"vᚿ
 
=4( _$T;SJ#+@gVd{_σEZD.Y6O)TV[Yg+ۼQK|ّ)sm{kJ-fɶWGQCG_ܾGcmU}N>[=       eKUB;kzDλѷzY2PWfBL;)swZld$uEٽ27?Q\Q\]X[Yq2xq^HPWP
 
>^;w*M+MCǛh77톎ƟWw6)/mJG忌]ƛN`~ȟyf\׌뛑vlwCH;t!Cs>ރqxzO=uM=N;l`{5n8b7(@;}FO@n~8"@ǭ-z)UY}*pqVc#vO@o{W1joD,-%{7βT>YHѷGq/BPYyYJJo,7yYj,7w"F_^K?j5zR__"}^ڥMإ.mKgvy]ܫvyviM)]h;E2:]_2,eB˄(?n
Ke    ;FYže(GY(d{YψBb}BZc,),)Q:LS   n{~N
 
9Œ2>l~P@Dl%Y[TUűoU/Lky|rc)8{:}W:Ols2W{[psҹﻴs`ؕJdÌB>+e-EHe$Ψj"Uo^ײc#^\ْ,RrXs}6iײ5;2s);NV"wQl>l,෈_%s{ŎM\:ٶYa#m۟˾/ORخ79=GEzw6l6[7oI;ntnN3"Tͺt}~Hɔel=}4;u;QsSP2NS{
޿U﹣یQȧEL"TỎiw^~/M[aӇ8-en)wO;[iuf˩}NDǾRjy7#(0        0 0 1
 
                1          1<          1R          1
 1n          1          1          1d$
 
0          1          1          1
 
        1
 
        1. 12 14 1.
 
        1^
 
        1l
 
        1f$
 
0
 
        1
 
        1
 
        1
 
        1
 
        1 1
 
        1 0 1h$
 
0< 1F 1L 1r 1 1 1 1 1 1j$
 
0 1 1 14 1J 1\x 1` 1 1 1l$
 
0 1 1 1 1
 1^ 10
 1`
 1n
 1p$
 
^
 
[8@8jnCJ_H
aJmHnHsH tH     uF@BFQW0 1$$
f!&d0@&a$5CJ`\aJ`:@:QW0 2$@&
f!5CJ \aJ @@@QW0 3$$
f!@&a$5CJ4\aJ4@@@QW0 4$$
f!@&a$6CJ$]aJ$D@DQW0 5$$
f!@&a$6B*CJ ]aJ 8@8QW0 6$@&
3CJaJ:@:QW0 7
<@&CJOJQJaJ@@@QW0 8
<@&6CJOJQJ]aJF   @FQW0 9
       <@&56CJOJQJ\]aJA@k=k*@*op

!( @(op

!*U@*rpx
 
>*B*`J)@!p|juSD>@2DhL$<@&a$5CJ@\aJ@KHOJQJFOFHeadeing 1 Name$a$5CJH\aJH.Y@R.QW0o-D OJ     QJ     @v!k 1$@$v!k 2
 
^$@$v!k 3
 
^$@$v!k 4
 
^$@$v!k 5
 
^$@$v!k 6
 
^$@$v!k 7
 
^$@$v!k 8
 
^$@$v!k 9
 
^2V@2h:yW0_0rpx
 
>*B*`J*"@*VhjuS
 
 xx5\2T@2ox!x]^B@",ge"x&P@2&,ge 2#dx(Q@B(,ge 3$xCJaJ&M@!R&,geW[NR0
 
%`0C@b0,ger&hx^h*N@ar*,geW[NR0 2
 
'`:R@:
 
,ger 2(hdx^h<S@<
 
,ger 3)hx^hCJaJ ?@ P}
 
*^*@*zeW[R+CJaJL@eN,*+@*e+gleW[R-CJaJ@$@@[HQ!.@&+D/^@OJQJ.%@.]QNOO@b/CJOJQJaJ&@&leW[R0CJaJ,
 
@,"}_ 11^`,@,"}_ 22^`,@,"}_ 33^`,
@,"}_ 44^`,@,"}_ 55^`,@,"}_ 66^`,@,"}_ 77^`,@,"}_ 88^`,@,"}_ 99p^p`,!@,"}_QW0:5OJQJ\(/@(N;h^h`,2@,N 2<^`,3@,N 3=8^8`,4@,N 4>^`,5@,N 5?^`$0@${agfM0  @
 
&F(6@({agfM0 2       A
 
&F(7@"({agfM0 3       B
 
&F(8@2({agfM0 4       C
 
&F       (9@B({agfM0 5        D
 
&F
 
.D@R.{agfM0}}LEhx^h2E@b2        {agfM0}}L 2Fx^2F@r2     {agfM0}}L 3G8x^82G@2     {agfM0}}L 4Hx^2H@2     {agfM0}}L 5Ix^$1@$k=juS J
 
&F(:@(k=juS 2       K
 
&F(;@(k=juS 3      L
 
&F
(<@(k=juS 4       M
 
&F(=@(k=juS 5       N
 
&F`-@`xeW[R"O
       `       @ 
OJ
 
QJ
 
_H
mHnHsH tH     uZI@Z       o~p|QW0.P8$d%d&d'd-D^8`OJQJ,@,jnr
 
Q^O@R,Z@2,f_j0W0SCJOJ
 
QJ
 
aJK@(cbeT @@R r
T
 
U^.J@b.oRLV$<@&a$OJQJ,,@,QxQv!kW^`,#@,Vhv!kX ^` 4.@4QxQv!kQW0Yx5OJQJ\4O4E-mail SignatureZ2O2HTML Address[6]JOJHTML Preformatted\CJOJ
 
QJ
 
^JaJ,O,Normal (Web)]DScjoy'oIXWVOMLKFBA@8754YDScjoy'*       
 

oI:t
 

.HI^stu~
 
$%)1>deiq~)Rz
 
"<=>@IJK_hi+,
Oc      *+/17KLUW]pq{         
                    ;     <     E     G     M     f     g     p     r     x                                                                      
 

 

 

 
 
!
 
(
 
*
 
1
 
S
 
 
 
 
 
 
 
 
 
 
 
 
 
,-79?WXbdk{|./29GHMT`lmnosw




+
-
/
1
F
G
j
l
n
p








67]_acxy%')+>?egikxyz{sty
"$&)FGH<?BDZ[\^#2358eu	+,->?lm<!#'<q
KLNPRVcxnoqs"2CDE]^*9HIKNx!/@q r       !!!!!!!"""
 
"$"O"x"y"""""#####/#0#2#4#]#o###########$$$$b$c$e$g$u$$f%%%%%%%%%%%%%%%%&&&&&.&O&&&&&&'((((,(()))!)>)9*k*l*n*p**,M,N,P,R,j,-%-&-(-*-G------......//// 0
 
00030^0_0a0c000000$1%1'1)1T11111111122
 
22K2L2N2P222222222333?3R3S35X6Y6f6g667777777777777777+8,82848Q8R8X8Z8w8x8y8888999999999999::::.:/:5:7:h:i:o:q:::::::::::::;;;;/<0<===>>}?~??????/@W@@@@ A!AAAdBCrCsCDDDDDEEhFiFFFFFGGGGGGDHEHFHHHHHHHHHHHHHHHHHHHHHIIIIII6I7IEIFIbIcIlIpI000000000000000000000800000000`00H@00H00H00000000000000000000000000000000000000000000000@00F0F0F0F0F0F 0F 0F 0F 0F0F0F000000000000000000000000000000000000000000000000000000000000000r 0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       00i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
000000000000000000000000@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@00@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.B2B2B2B2B2B2B2B2B2.  .     .     .     R/     /     /     /     /     /     /     /     0     N0     P0     T0     X0     t<$d$$l֞nJ
U"7j      $$$X0    \0     d0     0     1     1     1     1     1     1     2     H2     2     3     3     3     3     4@d$$l֞nJ
U"7j      $$$3    3     3     63     `3     3     3     3     3     @4     B4     d4     f4     4     4     :6     <6     d$$l֞nJ
U"7j      $$$<6    H6     V6     n6     p6     t6     x6     L7     N7     R7     V7     8     |;$$l
 
tFf!<8^$
!;$$l
 
tFf!<8^$8     8     8     8     9     9     9     9     :     :     :     :     v:     :     :     :     :     :     :     *;     ,;     n;     Ü<$;$$l
 
tFf!<8^B2@0B2@0B2@0@0     6@0       6@0       6       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6       6@0@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0.?@0.?@0.? 0.? 0.? 0.? 0.? 0.?@0.?@0.?@0.? 0.? 0.? 0.? 0.? 0.?@0.?@0.?@0.?@0.?@0.?@0DD@0D@0D@0D@0D@@@@@@@@
 
 KKrrruK#*>$FIO\e8g4jt:"اԪ0|@(ORRj-r,u2:NVo})2 1JS?AQdte^
fEJ4/ !R#%&'j)),13d4v56n;<l=I>>vCJh"&$$'B+223055j78P9V::;<p>@BCZE,FGHJMONRzUWZ>^`ehLi"m
 
nsj}:,*^&:Tv`BDDG@KRRS0UUjWXPYVZZ[\p^`bcZe,fghjmoNrzuwz>~L"
 
j:,*^&:Tv``bbe@ippq0ssjuvPwVxxyzp|~Z,Nzؕ>L"
 
j:,*^&:Tv`~:,Z(t(DFPޚrP`ȡ$^F`*zxV.N`2ʢl^0ZZv&x&$V&6xL\
 
`0-2`2l^0ZZv&x&$V&6xL\
 
` !#&/03506?MR`2l^0ZZv&x&$V        &6xL!\&()-.4
 
>`BCEHQRUW0Xaot,u35689<=?@BCEFGIJLMPQSTUXYZ\^_abceghjkmnpqsuvwyz|}     
 

klmnpqrstuvwxyz{|~ 
 

 !"#$%&'(*+,-./013!"#$%&'()*+,-./023456789:;<=>?@ABCDEFGHIKLMNOPQRT;<=>@BCDEFGHIJKLMNOPRSTUVWXYZ[\]^_`abcefghijklmnopqrsuLy (
)Y!D%4').35;=|BJM47;>ADHKORW[]`dfilortx{~Unknownhiroshi~Kr
18Ndfi&),S`v




7N[y#?Vc2:oI %%%%%%XXXXXXXXXX(?HKr3EOVY^loutX!tBtX!tX!tBt *4l[\,"$]@ִx@/[(    
 

 

 

 
sJA ?UART_Blocks.emf,"\
 

 
3-
"Z
 
0
 
s*o+        fB
 
1@
 
6DjJ*    Z
 
2
 
s*fo)        fB
 
3
 
6D33o(    l
 
4
 
0̙'  
l
 
5
 
0̙
T
 
6
 
c$̙&
 
l
 
7
 
0̙
l
 
8
 
0
̙

rB
 
9
 
BDjJ?%Z
 
:
 
s*̙o$Z
 
;
 
s*̙o#lB
 
<
 
<D33o"fB
 
=@
 
6D33o!Z
 
>
 
s*o fB
 
?@
 
6D33ol
 
@
 
0̙
l
 
A
 
0̙
l
 
B
 
0
 
̙
 


 
Z
 
C
 
s*olB
 
D
 
<D33ofB
 
E
 
6D33ol
 
F
 
0  ̙
   lB
 
G
 
<D33olB
 
H
 
<D33o`B
 
I@
 
0DԔxB
 
J
 
HDjJ?l
 
K
 
0̙      
l
 
L
 
0̙

l
 
M
 
0̙
rB
 
N
 
BD?l
 
O
 
0̙
rB
 
P@
 
BD?lB
 
Q@
 
<D?rB
 
R
 
BD?xB
 
S
 
HD1?Z
 
T
 
s*oxB
 
U
 
HDjJ?l
 
V
 
0̙
l
 
W
 
0̙
l
 
X
 
0̙
f
 
Y
 
s*̙
rB
 
Z@
 
BD1?rB
 
[
 
BD1?B
 
S       ?FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFoI7
bt@tAdJ t[T

tX]tZd    tW,
 
tV$<tYNZtKVBtBV      
 
t8"L&ptO"TL&tL
<tM<t5;tUtTtStRTtQ"tP8"tN8)"*tJmtIj%    tHtGtF
 
YtE
 
tD
 
TtC?*   t?ot>A,t=
 

 
t<t;PTKt:%6Bt9mt6m"t4`B!t3wxTt2:T5t1t0m4t4J/!2t
_Hlt506287841
_Ref506287525IntroductionIOportsClocks  Registers
_Hlt532054625
_Hlt532054626
_Hlt510784892
_Hlt512415133
_Hlt512415149
_Hlt512419506
_Hlt512415141
_Hlt522677951
_Hlt257705768
_Hlt510784927IERIIRFCRLCRMCRLSRMSRDivisorLatchesDebug1Debug2   OperationArchitecture
_Hlt532050089
_Hlt5320500902[]}gz"%.2Y6y8:DGGpI@@
 

@@@+8\^j}"%.2f68:EGGpI.H|}=FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFGmGxG|GGGGGG"H-H1HCHDHDHEHFHMHgHHHHmIpIFEHFHHHHHHHHHHHHHHHHHHHHIIIIII5I7IDIFIaIcIkIpIJacob GorbanD:\Flextronics\UART_spec.dochiroshi<C:\DOCUME~1\hiroshi\LOCALS~1\Temp\Roxqo ^ UART_spec.asdhiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.doc|LJN}ȜkM~~L8˚KDC,B,A@^JR @\J	x
|Hm,l5\C>>>8ZT     ^`.^`.88^8`.^`.^`OJQJo(^`OJQJo(88^8`OJQJo(^`OJQJo(hh^h`.hh^h`OJQJo(h^h`OJQJo(hh^h`OJQJo(hh^h`.P^`P..^`...x        ^`x....   ^`
 
..... 
 
X^
 
`X......        
^`.......       
8^`8........   
`^``.........hh^h`h^h`OJQJo(>,l5x
8ZT\J~}|@   !.0=ABEGHu|} 
 
!"*:;<=MPfqs
%028PWefkn').1GRT`x



9B{AJ
FG#Z[\]^)*2222222222222222222222233333333333333 3#3$3,3-3:3;3<3=3>3?3Q3R3S3Y677x8y8:DE[EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFGGGGGG(GQGoGsG~GGGGGGGGGGG"H$H(H*H,H-H3H?H@HBHCHDHEHFHOHRH]HcHeHfHHHHHHHHHHHHHHHHHHHHHIIIIII&I,I.I/I0I6I7IEIFIbIcIkIlImInIoI@NAAAAAA@@A8AF@HANAVA`AxA~AAAAA@@A@@@AZ@`Ab@rAtAvA@AAA@@@AAAA0A4ALAzAA@AAAAAAAAA<AJAf@hArAxAAAAA@A@A$A*APAfAjA|AAA@AAAA(A,A>AnA|A@AAAAAAA>ALArAv@x@zA\@nA@,A@AD@VA@@LANAR@dA@AAA@AAAA
 
AAA@@A4@:@f@h@@@@@AA@@|A~A@@@A@@
 
@@AFAN@dAfAA@@@G@GAGAGAGAGAGAGAGAGAGAGAG@G@GAGAHAHAHAHAH@$HA0HANHAPHARH@TH@VHAXHAZH@jHArHAzHA~HAHAHAHAHAHAHAHAHAHAHAHAH@HAH@H@H@H@O@PQ@RQ@>S@@S@4X@
 
f:|8A#r0dG".GC:\Program Files\Microsoft Office\Sjablonen\Specifications_Template.dotSpecifications         “     Γ     Г     ؓ     ړ                                        4     6     V     X     t     v                              ̔     Δ     Д     ܔ     ޔ               4     6     F     H     N     d$
 
t$
 
v$
 
$
 
$
 
$
 
&
 
&&
 
6&
 
B&
 
H&
 
6B*CJ nHo(0JnHo(CJ
 
5B*CJ 5B*PJmH        nHo(5B*PJmH   nH/1
    0
 0
 1~ 0 1<	0N	1	0	1f	0x	1	0 	0n 	1p 	1t 	0 	1 	0!	1#	1#	1$	0"$	1$$	1($	1*$	1,$	1.$	16$	1<$	0>$  0@$ 1V$ 0\$ 0$ 0$ 0$ 0$ 0% 0% 0& 1& 1"& 04& 0& 1& 1& 0& 0$' 0&' 1(' 0*' 0,' 0= 0= 1h> 1p> 0> 1> 1> 1> 0> 0> 1t$
 
1> 0&@ 0(@ 0g 0g 1g 1g 1g 1g 1g 1g 1g 1g 1g 1g 1g 0h 0h 1h 1.h 10h 12h 14h 16h 0Fh 1Rh 1ph 1rh 1th 0vh 0xh 1zh 1|h 0h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 0h 1h 0i 0i 0i 0"o 0rq 0tq 0`s 0bs 0Vx 0^ 0x 1& 0 0 1 1 1 1 1 1 1 1ď 1Ə 1ȏ 1ʏ 1̏ 1Ώ 1Џ 1ҏ 1ԏ 1֏ 1؏ 1ڏ 1܏ 1ޏ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 
       1 1 1 1 0L 1 1j 1r 1| 1 1v$
 
0 1 1 1 1N 1V 1l 0 1 1 1 1  1$
 
0& 1. 10 1B 1 1 1 1$
 
1Ȓ 1ʒ 1֒ 1 1$
 
1 0 0 0$
 
1 1 1 1* 16 1$
 
0< 0 0 0 0 0“ 0Γ 0Г 0ؓ 0ړ 0 0 0 1 0 0 0 04 06 0V 0X 0t 0v 0 0 0 1 1 1Ȕ 1̔ 1Δ 0Д 0ܔ 0ޔ 0 0 04 16 0F 0H 0J 0L GzTimes New Roman5Symbol3&zArial3	h-3 fg75	h-3 00007Century3zTimes;Wingdings96h-3 000005"Geneva?1     Courier New"1h
TFT1C
 
~:|8A#r0dG"GC:\Program Files\Microsoft Office\Sjablonen\Specifications_Template.dotSpecifications Template"Template for Core's SpecificationsRichard HerveillehiroshiMarch30201010/03/30ii1516
1
r0dG"GC:\Program Files\Microsoft Office\Sjablonen\Specifications_Template.dotSpecifications Template"Template for Core's SpecificationsRichard Herveillehiroshi^
 
[8@8jnCJ_H
aJmHnHsH tH     uF@BFQW0 1$$
f!&d0@&a$5CJ`\aJ`:@:QW0 2$@&
f!5CJ \aJ @@QW0 3$$
f!@&a$5CJ4\aJ4@@@QW0 4$$
f!@&a$6CJ$]aJ$D@DQW0 5$$
f!@&a$6B*CJ ]aJ 88QW0 6$@&
3CJaJ::QW0 7
<@&CJOJQJaJ@@QW0 8
<@&6CJOJQJ]aJF   FQW0 9
       <@&56CJOJQJ\]aJA@k=k*@*op

!( @(op

!*U@*rpx
 
>*B*`J)@!p|juSD>@2DhL$<@&a$5CJ@\aJ@KHOJQJFOFHeadeing 1 Name$a$5CJH\aJH.YR.QW0o-D OJ     QJ     @v!k 1$$v!k 2
 
^$$v!k 3
 
^$$v!k 4
 
^$$v!k 5
 
^$$v!k 6
 
^$$v!k 7
 
^$$v!k 8
 
^$$v!k 9
 
^2V@2h:yW0_0rpx
 
>*B*`J*"@*VhjuS
 
 xx5\2T2ox!x]^B"SummaryInformation(DocumentSummaryInformation8(CompObjf0Table}qC3En;     p;     =     =     =     =     =     =     =     =     L>     >     >     >     ?     ($
!;$$l
 
tFf!<8^$?     ?     ?     ?     `?     ?     @     (@     *@     @     @     @     @     @     @     A     L;$$l
 
tFf!<8^$;$$l
 
tFf!<8^A   A     A     A     A     RC     TC     C     C     C     C     C     ,D     E     E     E     E     E     E     FF     xF     zF     ~F     ðü$;$$l
 
tFf!<8^~F   F     F     G     `G     bG     G     G     G     G     H     H     H     H     H     ;$$l
 
tFf!<8^$H     H     H     H     *I     NI     rI     tI     xI     |I     I     I     J     H|8;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^J	J	J	J	J	J	J	J	4K	6K	:K	>K        ZK     K     
 
tFf!<8^M   M     M     M     N     XN     ZN     fN     tN     N     N     N     N     N     w$
!=$$l4
 
tFf!<8^;$$l
 
tFf!<8^$
N     O     O     O     O     O     O     VR     R     R     R     R     R     HT     T     T     D<;$$l
 
tFf!<8^;$$l
 
tFf!<8^$T     T     T     T     V     FW     HW     LW     PW     W     Z
 
[       [     [     [     D[     \     \     \     \     \     \     ,^     `(;$$l
 
tFf!<8^$,^     N^     P^     T^     X^     _     _     _     _     `
 
`       Nb     Pb     \b     jb     b     ;$$l
 
tFf!<8^$b     b     b     b     b     ,c     .c     2c     6c     c     c     T|X;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^
 
c      c     c     c     d     d     d     d     e     ne     pe     te     xe     e     e     e     l=$$l%
 
tFf!<8^$;$$l
 
tFf!<8^e   f     ~f     f     f     f     g     g     g     g     g     g     g     g     g     h     h     Rh     xh     zh     h     h     x;$$l
 
tFf!<8^$h	i	i	n	 o	"o	o        o     rq     tq     q     q     q     q     q     q     q     $
!;$$l
 
tFf!<8^$
!q q     q     q     Tr     Vr     br     fr     r     r     r     r     s     s      s     Ø|;$$l
 
tFf!<8^$$
!;$$l
 
tFf!<8^ s   $s     ^s     `s     bs     |s     ~s     0t     u     u     u     u     u     u     |t;$$l
 
tFf!<8^=$$l5
 
tFf!<8^$
u     u     u      v     "v     *v     .v     v     v     v     v     v     v     v     v     @w     Bw     Nw     Rw     w     l;$$l
 
tFf!<8^$$
!w     w     w     w     x     x     x     x     Rx     =$$l,
 
tFf!<8^$;$$l
 
tFf!<8^Rx   Tx     Vx     \x     px     rx     z     z     z     z     }     *~     ,~     
 
       j     l                         =$$l
 
tFf!<8^   \     ΂          ؃     T     V                         8          T     V     R     T     V     X     ^     x     z     @     B                         
 
&F
 
&F                      f     h                                                             2     J     L     X     Z     ^     `     h     j                                   ڑ     ܑ     ޑ                              "     $     &     (     *     .     0     z     |     ~                              ’     Ē     Ȓ     ʒ     Ғ     Ԓ                    
 
            8     :     <	>                     5B*PJmH      nHj^hB*UjgB*U0J
j0JUB*0JjgB*UB*jB*U      jUI                       ,     .                                             “     Γ     Г     ؓ     ړ                                   4     6     1$H$7$8$ $$d&ds.org/DyKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/{DyK
Introduction{DyK
IntroductionqDyKIOportsqDyKIOportsoDyKClocksoDyKClocksuDyK
 
RegistersuDyK
 
RegistersuDyK
 
OperationuDyK
 
Operation{DyK
Architecture{DyK
ArchitectureiDyKIERiDyKIIRiDyKFCRiDyKLCRiDyKMCRiDyKLSRiDyKMSRDyKDivisorLatchesoDyKDebug1oDyKDebug2DyKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/DyKyK4http://www.opencores.org/6 V     X     t     v                         ܔ     ޔ               4     6     H     J     L     N     $
 
$
 
D&
 
H&
 
1$H$7$8$>:>l ג{r:-q_Mp[>aӟLjo)s{6/
 
0000&PP/R / =!"#$%8
 
0000&PP/R / =!"#$%200&PP/R / =!"#$%+0P/R / =!"#$%@=p]@ִTuXLj(ٔ>x]tUՙ}s$ :"bŦbGNs" 4$cHb退3Zt!iHĮJ%26(Պ>rQwrsܓk쵾|}gGa|0>B)#7?\Vc*dÁI50vcaլX+N5,IW@H)H}q΋9OQTaMIN8l6:^ݘdԘGZ˯z#ǐQps|L3&w#Sו(j[YBV_5+ԗ@3Z-zQ 'փ׫z5뵕*׍fؓ:?Bй4XHc0Ol :j*U\`R
 
kurm/O /wCyp~-5HfpJ 3p\tr^.ҝg@L˃+*c0,ue
 
N51c+[L5)>{_17ېE^PJT!o79yY
 
?'b)PS!6(
~s2k))ج^ҿo3TtmzF}bNyZď+JGL'JlF]LH{q^)KiOcb)TE\kX_l2OEϡ7j+1])L˟9uK0'k]"eK^J*
 
kl}3SD;p9
4d}ڵ=5@HFEaҗ8vop(8 t+OvSWzAa*:З5]nvO7AwG+V|.C>I~H?..)-zc2U(䣲SG'5BN%N>壉
}U~O?$l:1~)3].srn@udS=ȃ<៣[|m"oVFhFp	UBU} :,s85Rޠv ot6!HUCQL;z#:Ǜ!men/Ls|Q{":5?Q\F{BnLWT9T%)uj+8lN*N8$9oOhm'K$6Kt
x&umG,ޜ,̫@#Zbe:2F6&6x#ORuSީ>R'5TNHP$׼l.u6ܮQzBpҺGL=#HWzxyOpH6i>ޗ86}!+Ytp˱Su{5^$qMIr̶.oҭ8܈>a]enNtnNwD!}QdTwv;y";POG(7뒖&C@اW!%!t,t-fk%VNZ[-k^ss|֞?򱬭c4V22
cBh#50C!kn``k[ e_T,-Ek}7{%q{jmbEG _:%ez|Q;gK
 
ae=_݃=4YbE-B~k^jaX%v/|m@V%iEǡ{&xm'R>̽?NzsqA_ʆR\eР+h&`٠{#/kv11S     C/[-s2qQ:iz0^}x cIɶ=^iO.}
!si<ڒ/oqR6!͎wNR`uj+8l6
 
'T`=vLb!AiFNг5Bk>u';f~'e~WT\;       c}wEk3sv@A3͈Z=h_;؜'c?"Wڿc78v+69C)KO1S:ȋmLP;1|LR6GD޲~D!ӣFp     !{{qƿca6YuQpײ~qLq/7<Xg9TxYƲ,M^&<`zM:shA`hu*(/ڻB>RG    >CNhiూG+xGp
 
>_DOS   Nx5?(AC7QF~D'o͂Eơ??-x$eC_,%u        ɼKFM*cC~Q[
~A{KuɆZ_9MՎwVJ8
RTm{簶}vflVE'
 
@pI/|L|K_*2Y^d_.
 
?*x
 
k(GW>FIsRF>ӛ߉y^<}s靚#oR6~n+Ck6
 
%W4+MZEh~'}+]aFs
 
~@?$x_   nQߏ    ~\7  ~R8~B/s[i|nk+eۢ"xNZbk?oZ-
Ngl,vK+J!svY"^ck/W}܋
 
~O5{5.xO:՟E~sTK,nec,t71TKH?dSܭf/;94#:aޠoIn^s פ6᪰    fy9\=8bdWw͈?ck4,j*,1jFT8 S_')AuD.;jG
 
Y"vᚿ
 
=4( _$T;SJ#+@gVd{_σEZD.Y6O)TV[Yg+ۼQK|ّ)sm{kJ-fɶWGQCG_ܾGcmU}N>[=       eKUB;kzDλѷzY2PWfBL;)swZld$uEٽ27?Q\Q\]X[Yq2xq^HPWP
 
>^;w*M+MCǛh77톎ƟWw6)/mJG忌]ƛN`~ȟyf\׌뛑vlwCH;t!Cs>ރqxzO=uM=N;l`{5n8b7(@;}FO@n~8"@ǭ-z)UY}*pqVc#vO@o{W1joD,-%{7βT>YHѷGq/BPYyYJJo,7yYj,7w"F_^K?j5zR__"}^ڥMإ.mKgvy]ܫvyviM)]h;E2:]_2,eB˄(?n
Ke    ;FYže(GY(d{YψBb}BZc,),)Q:LS   n{~N
 
9Œ2>l~P@Dl%Y[TUűoU/Lky|rc)8{:}W:Ols2W{[psҹﻴs`ؕJdÌB>+e-EHe$Ψj"Uo^ײc#^\ْ,RrXs}6iײ5;2s);NV"wQl>l,෈_%s{ŎM\:ٶYa#m۟˾/ORخ79=GEzw6l6[7oI;ntnN3"Tͺt}~Hɔel=}4;u;QsSP2NS{
޿U﹣یQȧEL"TỎiw^~/M[aӇ8-en)wO;[iuf˩}NDǾRjy7#(:hiroshiMarch30201010/03/30ii1616
1
^
 
[8@8jnCJ_H
aJmHnHsH tH     uF@BFQW0 1$$
f!&d0@&a$5CJ`\aJ`:@:QW0 2$@&
f!5CJ \aJ @@@QW0 3$$
f!@&a$5CJ4\aJ4@@@QW0 4$$
f!@&a$6CJ$]aJ$D@DQW0 5$$
f!@&a$6B*CJ ]aJ 8@8QW0 6$@&
3CJaJ:@:QW0 7
<@&CJOJQJaJ@@@QW0 8
<@&6CJOJQJ]aJF   @FQW0 9
       <@&56CJOJQJ\]aJA@k=k*@*op

!( @(op

!*U@*rpx
 
>*B*`J)@!p|juSD>@2DhL$<@&a$5CJ@\aJ@KHOJQJFOFHeadeing 1 Name$a$5CJH\aJH.Y@R.QW0o-D OJ     QJ     @v!k 1$@$v!k 2
 
^$@$v!k 3
 
^$@$v!k 4
 
^$@$v!k 5
 
^$@$v!k 6
 
^$@$v!k 7
 
^$@$v!k 8
 
^$@$v!k 9
 
^2V@2h:yW0_0rpx
 
>*B*`J*"@*VhjuS
 
 xx5\2T@2ox!x]^B@",ge"x&P@2&,ge 2#dx(Q@B(,ge 3$xCJaJ&M@!R&,geW[NR0
 
%`0C@b0,ger&hx^h*N@ar*,geW[NR0 2
 
'`:R@:
 
,ger 2(hdx^h<S@<
 
,ger 3)hx^hCJaJ ?@ P}
 
*^*@*zeW[R+CJaJL@eN,*+@*e+gleW[R-CJaJ@$@@[HQ!.@&+D/^@OJQJ.%@.]QNOO@b/CJOJQJaJ&@&leW[R0CJaJ,
 
@,"}_ 11^`,@,"}_ 22^`,@,"}_ 33^`,
@,"}_ 44^`,@,"}_ 55^`,@,"}_ 66^`,@,"}_ 77^`,@,"}_ 88^`,@,"}_ 99p^p`,!@,"}_QW0:5OJQJ\(/@(N;h^h`,2@,N 2<^`,3@,N 3=8^8`,4@,N 4>^`,5@,N 5?^`$0@${agfM0  @
 
&F(6@({agfM0 2       A
 
&F(7@"({agfM0 3       B
 
&F(8@2({agfM0 4       C
 
&F       (9@B({agfM0 5        D
 
&F
 
.D@R.{agfM0}}LEhx^h2E@b2        {agfM0}}L 2Fx^2F@r2     {agfM0}}L 3G8x^82G@2     {agfM0}}L 4Hx^2H@2     {agfM0}}L 5Ix^$1@$k=juS J
 
&F(:@(k=juS 2       K
 
&F(;@(k=juS 3      L
 
&F
(<@(k=juS 4       M
 
&F(=@(k=juS 5       N
 
&F`-@`xeW[R"O
       `       @ 
OJ
 
QJ
 
_H
mHnHsH tH     uZI@Z       o~p|QW0.P8$d%d&d'd-D^8`OJQJ,@,jnr
 
Q^O@R,Z@2,f_j0W0SCJOJ
 
QJ
 
aJK@(cbeT @@R r
T
 
U^.J@b.oRLV$<@&a$OJQJ,,@,QxQv!kW^`,#@,Vhv!kX ^` 4.@4QxQv!kQW0Yx5OJQJ\4O4E-mail SignatureZ2O2HTML Address[6]JOJHTML Preformatted\CJOJ
 
QJ
 
^JaJ,O,Normal (Web)]DScjoy'IXWVOMLKFBA@8754YDScjoy'*       
 

I
 
:
 
t
 

 
!!!!!!!!!!!!! !
 
%%!
!!!P@nQ
p"%...i6;AEFI,
 
 !

/
 

.HI^st
 
)56:BOuvz":c$3MNQZ[\ !yz<`t%/;<@BH\]fhn
 
                       &     (     .     L     M     V     X     ^     w     x                                                                                
 

 

 

 

 
 
1
 
2
 
9
 
;
 
B
 
d
 
 
 
 
 
 
 
 
 
 
$=>HJPhisu|  #%+?@CJXY^eq}~

 




+
,
<
>
@
B
W
X
{
}










')+-GHnprt68:<OPvxz|357:WXY()MPSUklo$4CDFIv<=>O}~M-.0248M \]_acgt-.&')+#3CTUVn;JYZ\_,-/2@Q        !!!!!!!""""5"`""""""&#'#-#4#@#A#C#E#n############($)$+$-$s$t$v$x$$$w%%%%%%%%%%%%&&&&& &"&$&?&`&&&&&&((((!(=((-).)0)2)O)J*|*}****+,^,_,a,c,{,%-6-7-9-;-X--..........00000000D0o0p0r0t000000516181:1e1111111112222\2]2_2a22222222333!3P3c3d35i6j6w6x6677777777777788
 
88<8=8C8E8b8c8i8k8888888999999999999$:%:*:,:?:@:F:H:y:z:::::::::::;;;;;;;@<A<===>>??????@@@h@@AA1A2AAAuB+CCCEEEEEEyFzFFFFGGWHHHHHHHHHHII&I+IHIWItII!!!!!!!!!!!!!!!!!!!!4
 
!!2!!!!!!t!!d2d2d2d2d2d22222<d2d2!!!!!!!!!!!!!!!L!!!!!!!!!!!!!!!!DDDDDDDDDDD!!!{{{4
 
!!!!zzzzzzzzz!L!!!Y?Y?@$Y?@$Y!!!!{{{Y{Y{{{{{{!!!!!5{L      55{L       X5{L          X!!!{{{!!!!!d`d`d`d`d`d`!!!!!!!!
 
4
 
_
 
Y_
 
Y_
 
^
_
 
4
 
_
 
Y!!!!!!!!!d`d`Yd`d`d`d`^
!!!!!!d`d`^
d`Nd`4
 
d`Nd`Nd`d`!!!!!d`d`d`d`d`Yd` d`!!d`d`4
 
d`۷d`^
d`Nd`hdd`^
d`^
d`(
 
!!!!!d`d`Yd`Yd`Yd`Yd`d`d`d`!!!!!!!!!!!!!!!!!!!!d`d`d`d`d`d`v!!!!!!d`d`d`d`d`d`d`$d`!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!*0!!!!!!!!!!!!!!!o!o E\]_;k      
 

.HI^st
 
)56:BOuvz":c$3MNOQZ[\ !pyz<=`t%/;<@BH\]fhn
 
                       &     (     .     L     M     V     X     ^     w     x                                                                                
 

 

 

 

 
 
1
 
2
 
9
 
;
 
B
 
d
 
 
 
 
 
 
 
 
 
 
$=>HJPhisu|  #%+?@CJXY^eq}~

 




+
,
<
>
@
B
W
X
{
}










')+-GHnprt68:<OPvxz|357:WXY()MPSUklmo$4CDFIv<=>OP}~M-.0248M \]_acgt-.&')+#3CTUVno;JYZ\_,-/2@Q        !!!!!!!""""5"`"""""""&#'#-#4#@#A#C#E#n############($)$+$-$s$t$v$x$$$w%%%%%%%%%%%%%&&&&& &"&$&?&`&&&&&&((((!(=((-).)0)2)O)J*|*}****+,^,_,a,c,{,%-6-7-9-;-X--..........00000000D0o0p0r0t000000516181:1e1111111112222\2]2_2a22222222333!3P3c3d35i6j6w6x6677777777777788
 
88<8=8C8E8b8c8i8k8888888999999999999$:%:*:,:?:@:F:H:y:z:::::::::::;;;;;;;;@<A<===>>??????@@@h@@AA1A2AAAuB+CCCEEEEEEEyFzFFFFF.G/GGGGGUHVHWHHHHHHHHHHHHHHHHHHHIIII%I&I*I+IGIHIVIWIsItI}II000000000000000000008000000`00H@00H00H00000000000000000000000000000000000000000000000@00F0F0F0F0F0F 0F 0F 0F 0F0F0F000000000000000000000000000000000000000000000000000000000000000r  0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       00i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
000000000000000000000000@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@00@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.B2B2B2B2B2B2B2B2B2B2@0B2@0B2@0@0    6@0       6@0       6       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6       6@0@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0.?@0.?@0.? 0.? 0.? 0.? 0.? 0.?@0.?@0.?@0.? 0.? 0.? 0.? 0.? 0.?@0.?@0.?@0.?@0.?@0.?@0DD@0D@0D@0D@0D ,ge"x&P2&,ge 2#dx(QB(,ge 3$xCJaJ&M!R&,geW[NR0
 
%`0Cb0,ger&hx^h*Nar*,geW[NR0 2
 
'`:R:
 
,ger 2(hdx^h<S<
 
,ger 3)hx^hCJaJ ? P}
 
*^**zeW[R+CJaJLeN,*+*e+gleW[R-CJaJ@$@[HQ!.@&+D/^@OJQJ.%.]QNOO@b/CJOJQJaJ&&leW[R0CJaJ,
 
,"}_ 11^`,,"}_ 22^`,,"}_ 33^`,
,"}_ 44^`,,"}_ 55^`,,"}_ 66^`,,"}_ 77^`,,"}_ 88^`       
 

 !"#$%&'()*+,2./01R3456789:;<=>?@ABClEFGHIJKLMNOPSTUVWXYZ[\]^_`abcdemghijkonJp|rstuvwxyz{L~,,"}_ 99p^p`,!,"}_QW0:5OJQJ\(/(N;h^h`,2,N 2<^`,3,N 3=8^8`,4,N 4>^`,5,N 5?^`$0${agfM0     @
 
&F(6({agfM0 2       A
 
&F(7"({agfM0 3       B
 
&F(82({agfM0 4       C
 
&F       (9B({agfM0 5        D
 
&F
 
.DR.{agfM0}}LEhx^h2Eb2        {agfM0}}L 2Fx^2Fr2     {agfM0}}L 3G8x^82G2     {agfM0}}L 4Hx^2H2     {agfM0}}L 5Ix^$1$k=juS J
 
&F(:(k=juS 2       K
 
&F(;(k=juS 3      L
 
&F
(<(k=juS 4       M
 
&F(=(k=juS 5       N
 
&F`-`xeW[R"O
KKrrruK#*>$FIO\e8g4jt:"اԪ0|@(ORRj-r
 
       
 
        |     &			N	2:NVo})2 1JS?AQdte^
fEJ4/ !R#%&'j)),13d4v56n;<l=I>>vCJh"&$$'B+223055j78P9V::;<p>@BCZE,FGHJMONRzUWZ>^`ehLi"m
 
nsj}:,*^&:Tv`BDDG@KRRS0UUjWXPYVZZ[\p^`bcZe,fghjmoNrzuwz>~L"
 
j:,*^&:Tv``bbe@ippq0ssjuvPwVxxyzp|~Z,Nzؕ>L"
 
j:,*^&:Tv`~:,Z(t(DFPޚrP`ȡ$^F`*zxV.N`2ʢl^0ZZv&x&$V&6xL\
 
`0-2`2l^0ZZv&x&$V&6xL\
 
` !#&/03506?MR`2l^0ZZv&x&$V        &6xL!\&()-.4
 
>`BCEHQRUW0Xaot`   J     
 
                     B                    n          n          >     H               H     2           #     $     &	&	F(	x)	H+	.	X0	3	<6	8	n;     ?     A     ~F     H     J     M     N     T     ,^     b     c     e     h     q      s     u     w     Rx               6     N     35689<=?@BCEFGIJLMPQSTUXYZ\^_abceghjkmnpqsuvwyz|}   
 

klmnpqrstuvwxyz{|~ 
 

 !"#$%&'(*+,-./013!"#$%&'()*+,-./023456789:;<=>?@ABCDEFGHIKLMNOPQRT;<=>@BCDEFGHIJKLMNOPRSTUVWXYZ[\]^_`abcefghijklmnopqrsuLy (
)Y!D%4').35;=|BJM47;>ADHKORW[]`dfilortx{~Unknownhiroshi\!BI_uwz 7:=dq



%H_l(4Pgt
 
)CKI %%%%%%XXXXXXXXXX(?HKr3EOVY^loutX!tBtX!tX!tBt *4l[\,"$]@ִx
 
@/[(    
 

 

 

 
sJA ?UART_Blocks.emf,"\
 

 
3-
"Z
 
0
 
s*o+        fB
 
1@
 
6DjJ*    Z
 
2
 
s*fo)        fB
 
3
 
6D33o(    l
 
4
 
0̙'  
l
 
5
 
0̙
T
 
6
 
c$̙&
 
l
 
7
 
0̙
l
 
8
 
0
̙

rB
 
9
 
BDjJ?%Z
 
:
 
s*̙o$Z
 
;
 
s*̙o#lB
 
<
 
<D33o"fB
 
=@
 
6D33o!Z
 
>
 
s*o fB
 
?@
 
6D33ol
 
@
 
0̙
l
 
A
 
0̙
l
 
B
 
0
 
̙
 


 
Z
 
C
 
s*olB
 
D
 
<D33ofB
 
E
 
6D33ol
 
F
 
0  ̙
   lB
 
G
 
<D33olB
 
H
 
<D33o`B
 
I@
 
0DԔxB
 
J
 
HDjJ?l
 
K
 
0̙      
l
 
L
 
0̙

l
 
M
 
0̙
rB
 
N
 
BD?l
 
O
 
0̙
rB
 
P@
 
BD?lB
 
Q@
 
<D?rB
 
R
 
BD?xB
 
S
 
HD1?Z
 
T
 
s*oxB
 
U
 
HDjJ?l
 
V
 
0̙
l
 
W
 
0̙
l
 
X
 
0̙
f
 
Y
 
s*̙
rB
 
Z@
 
BD1?rB
 
[
 
BD1?B
 
S       ?FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFI7
bt@tAdJ t[T

tX]tZd    tW,
 
tV$<tYNZtKVBtBV      
 
t8"L&ptO"TL&tL
<tM<t5;tUtTtStRTtQ"tP8"tN8)"*tJmtIj%    tHtGtF
 
YtE
 
tD
 
TtC?*   t?ot>A,t=
 

 
t<t;PTKt:%6Bt9mt6m"t4`B!t3wxTt2:T5t1t0m4t4J/!2t
_Hlt506287841
_Ref506287525IntroductionIOportsClocks  Registers
_Hlt532054625
_Hlt532054626
_Hlt510784892
_Hlt512415133
_Hlt512415149
_Hlt512419506
_Hlt512415141
_Hlt522677951
_Hlt257705768
_Hlt510784927IERIIRFCRLCRMCRLSRMSRDivisorLatchesDebug1Debug2   OperationArchitecture
_Hlt532050089
_Hlt532050090
 
C-lnx("&.2j68;EGGI@@
 

@@@<I.mo{+"&.2w68;EGGI.HtNFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFG-G~GGGGGGGG3H>HBHTHUHUHVHWH^HxHHHH~IIFWHHHHHHHHHHHHHHHHHHIIII$I&I)I+IFIHIUIWIrItI|IIhiroshi<C:\DOCUME~1\hiroshi\LOCALS~1\Temp\Roxqo ^ UART_spec.asdhiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.doc|LJN}ȜkM~~L8˚KDC,B,A@^JR @\J	x
|Hm,l5\C>>>8ZT    ^`.^`.88^8`.^`.^`OJQJo(^`OJQJo(88^8`OJQJo(^`OJQJo(hh^h`.hh^h`OJQJo(h^h`OJQJo(hh^h`OJQJo(hh^h`.P^`P..^`...x        ^`x....   ^`
 
..... 
 
X^
 
`X......        
^`.......       
8^`8........   
`^``.........hh^h`h^h`OJQJo(>,l5x
8ZT\J~}|@   !,.0=ABEGHt}#$%+23;KLMN^aw#&6ACIahvw|	!(8:?BXceq


JSR[WX()+4klmno
+/:;2222222222222222222222333333333#3'3)3+3,3.3134353=3>3K3L3M3N3O3P3b3c3d3j67788;EElEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFGGG"G$G,G0G9GbGGGGGGGGGGGGGG3H5H9H;H=H>HDHPHQHSHTHUHVHWH`HcHnHtHvHwHHHHHHHHHHHHHHHHHHHIIII%I&I*I+I7I=I?I@IAIGIHIVIWIsItI|I}I~III@N     @j @l A A A A A A @ @ A6 AH AL @X AZ Ah @j Ap Ax A A A A A A A A @ @ A @ @ @ A| @ A @ A A A @ A A A @ @ @ A
 
                A          A<          AR          AV          An          A          A          A          @          A          A          A
 
        A
 
        A
 
        A"
 
        A$
 
        A.
 
        A^
 
        Al
 
        A
 
        @
 
        A
 
        A
 
        A
 
        A
 
        A
 
        A
 
        A @ A: @<	AF	AL	Ar	A	A	A	A	A	A	@	A	A	A4	AJ	AN	A`	A	A	A	@	A	A	A	A
	A
	A0
	A`
	An
	A
	A
	@
	@
	A~	@	A<	@N	A	@	Af	@x	A	@ 	@n 	Ap 	At 	@ 	A 	@!	A#	A#	A$	@"$	A$$	A($	A*$	A,$	A.$	A6$	A<$	@>$  @@$ AV$ @\$ @$ @$ @$ @$ @% @% @& A& A"& @4& @& A& A& @& @$' @&' A(' @*' @,' @= @= Ah> Ap> @> A> A> A> @> @> @g @g Ag Ag Ag Ag Ag Ag Ag Ag Ag Ag Ag @h @h Ah A.h A0h A2h A4h A6h @Fh ARh Aph Arh Ath @vh @xh Azh A|h @h Ah Ah Ah Ah Ah Ah Ah Ah Ah Ah Ah Ah Ah Ah Ah @h Ah @i @i @i @"o @rq @tq @`s @bs @Vx @^ @x A& @ @ A A A A A A A Aď AƏ Aȏ Aʏ Ȁ AΏ AЏ Aҏ Aԏ A֏ A؏ Aڏ A܏ Aޏ A A A A A A A A A A A A A A A A A A A A A A
 
       A A A A @ A Aj Ar A| A A @ A A A AN AV Al @ A A A A  A$ @&	A.	A0	AB	A	A	A	AĒ	AȒ	Aʒ	A֒	A	A	A	@	@	@	A	A	A	A*	A6	A:	@<	@	@	@	@	@“	@Γ	@Г	@ؓ	@ړ	@	@	@	A	@	@	@	@4	@6	@V	@X	@t	@v	@	@	@	A	A	AȔ	A̔	AΔ	@Д	@ܔ	@ޔ	@	@	@4	A6	@F	@H	@J	@L	GzTimes New Roman5Symbol3&zArial3	h-3 fg75	h-3 00007Century3zTimes;Wingdings96h-3 000005"Geneva?5      zCourier New"1h
TFT0*
 
9{8A#~0d+G"GC:\Program Files\Microsoft Office\Sjablonen\Specifications_Template.dotSpecifications Template"Temp        `       @ 
OJ
 
QJ
 
_H
mHnHsH tH     uZIZ       o~p|QW0.P8$d%d&d'd-D^8`OJQJ,,jnr
 
Q^OR,Z2,f_j0W0SCJOJ
 
QJ
 
aJK(cbeT @R r
T
 
U^.Jb.oRLV$<@&a$OJQJ,,,QxQv!kW^`,#,Vhv!kX ^` 4.4QxQv!kQW0Yxlate for Core's SpecificationsRichard Herveillehiroshi^
 
[8@8jnCJ_H
aJmHnHsH tH     uF@BFQW0 1$$
f!&d0@&a$5CJ`\aJ`:@:QW0 2$@&
f!5CJ \aJ @@QW0 3$$
f!@&a$5CJ4\aJ4@@@QW0 4$$
f!@&a$6CJ$]aJ$D@DQW0 5$$
f!@&a$6B*CJ ]aJ 88QW0 6$@&
3CJaJ::QW0 7
<@&CJOJQJaJ@@QW0 8
<@&6CJOJQJ]aJF   FQW0 9
       <@&56CJOJQJ\]aJA@k=k*@*op

!( @(op

!*U@*rpx
 
>*B*`J)@!p|juSD>@2DhL$<@&a$5CJ@\aJ@KHOJQJFOFHeadeing 1 Name$a$5CJH\aJH.YR.QW0o-D OJ     QJ     @v!k 1$$v!k 2
 
^$$v!k 3
 
^$$v!k 4
 
^$$v!k 5
 
^$$v!k 6
 
^$$v!k 7
 
^$$v!k 8
 
^$$v!k 9
 
^2V@2h:yW0_0rpx
 
>*B*`J*"@*VhjuS
 
 xx5\2T2ox!x]^B",ge"x&P2&,ge 2#dx(QB(,ge 3$xCJaJ&M!R&,geW[NR0
 
%`0Cb0,ger&hx^h*Nar*,geW[NR0 2
 
'`:R:
 
,ger 2(hdx^h<S<
 
,ger 3)hx^hCJaJ ? P}
 
*^**zeW[R+CJaJLeN,*+*e+gleW[R-CJaJ@$@[HQ!.@&+D/^@OJQJ.%.]QNOO@b/CJOJQJaJ&&leW[R0CJaJ,
 
,"}_ 11^`,,"}_ 22^`,,"}_ 33^`,
,"}_ 44^`,,"}_ 55^`,,"}_ 66^`,,"}_ 77^`,,"}_ 88^`,,"}_ 99p^p`,!,"}_QW0:5OJQJ\(/(N;h^h`,2,N 2<^`,3,N 3=8^8`,4,N 4>^`,5,N 5?^`$0${agfM0  @
 
&F(6({agfM0 2       A
 
&F(7"({agfM0 3       B
 
&F(82({agfM0 4       C
 
&F       (9B({agfM0 5        D
 
&F
 
.DR.{agfM0}}LEhx^h2Eb2        {agfM0}}L 2Fx^2Fr2     {agfM0}}L 3G8x^82G2     {agfM0}}L 4Hx^2H2     {agfM0}}L 5Ix^$1$k=juS J
 
&F(:(k=juS 2       K
 
&F(;(k=juS 3      L
 
&F
(<(k=juS 4       M
 
&F(=(k=juS 5       N
 
&F`-`xeW[R"O
       `       @ 
OJ
 
QJ
 
_H
mHnHsH tH     uZIZ       o~p|QW0.P8$d%d&d'd-D^8`OJQJ,,jnr
 
Q^OR,Z2,f_j0W0SCJOJ
 
QJ
 
aJK(cbeT @R r
T
 
U^.Jb.oRLV$<@&a$OJQJ,,,QxQv!kW^`,#,Vhv!kX ^` 4.4QxQv!kQW0Yx5OJQJ\44E-mail SignatureZ22HTML Address[6]JJHTML Preformatted\CJOJ
 
QJ
 
^JaJ,,Normal (Web)]DScjoy'IXWVOMLKFBA@8754YDScjoy'*       
 

I
 
:
 
t
 

 

 

.HI^st
 
)56:BOuvz":c$3MNOQZ[\ !pyz<=`t%/;<@BH\]fhn
 
                       &     (     .     L     M     V     X     ^     w     x                                                                                
 

 

 

 

 
 
1
 
2
 
9
 
;
 
B
 
d
 
 
 
 
 
 
 
 
 
 
$=>HJPhisu|  #%+?@CJXY^eq}~

 




+
,
<
>
@
B
W
X
{
}










')+-GHnprt68:<OPvxz|357:WXY()MPSUklmo$4CDFIv<=>OP}~M-.0248M \]_acgt-.&')+ 
 

9t !"#$%&'()*+,-./012:45678<;=I?@ABCDEFGHKqMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrsyuvwxz{|}~5OJQJ\44E-mail SignatureZ22HTML Address[6]JJHTML Preformatted\CJOJ
 
QJ
 
^JaJ,,Normal (Web)]DScjoy!IXWVOMLKFBA@8754YDScjoy!$       
 

I
 
:
 
t
 

 

 

.HI^st
 
)56:BOuvz":c$3MNOQZ[\ !pyz<=`t%/;<@BH\]fhn#3CTUVno;JYZ\_89;>L]        !!!!!!"!"""$"'"A"l"""""""2#3#9#@#L#M#O#Q#z############4$5$7$9$$$$$$$%%%%%%%%%%%%%&&&&+&,&.&0&K&l&&&&&&((()(+(-(I(	)9):)<)>)[)V******7,j,k,m,o,,1-B-C-E-G-d--.
.........0
000&0'0)0+0P0{0|0~0000000A1B1D1F1q111111111$2%2'2)2h2i2k2m222222223!3"3-3\3o3p35u6v66667777777777778888H8I8O8Q8n8o8u8w88888889999999999990:1:6:8:K:L:R:T:::::::::::::;;;;;;;;L<M<===>>??????@L@t@@AA=A>AAAB7CCCEEEEE!E"EFFFFFF:G;GGGGGbHcHdHHHHHHHHHHHHHHHHHIIII I!I2I3I7I8ITIUIcIdIIIII00000000000000000000800000`00H@00H00H00000000000000000000000000000000000000000000000@00F0F0F0F0F0F 0F 0F 0F 0F0F0F000000000000000000000000000000000000000000000000000000000000000r  0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       00i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
000000000000000000000000@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@00@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.B2B2B2B2B2B2B2B2B2B2@0B2@0B2@0@0    6@0       6@0       6       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6       6@0@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0.?@0.?@0.? 0.? 0.? 0.? 0.? 0.?@0.?@0.?@0.? 0.? 0.? 0.? 0.? 0.?@0.?@0.?@0.?@0.?@0.?@0DD@0D@0D@0D@0D@@@@@@@@
 
 KK





sssvK#*>$FIO\e8g4jt:"اԪ0|@(ORRj-r
 
       
 
        |     &               H&
 
2:NVo})2 1JS?AQdte^
fEJ4/ !R#%&'j)),13d4v56n;<l=I>>vCJh"&$$'B+223055j78P9V::;<p>@BCZE,FGHJMONRzUWZ>^`ehLi"m
 
nsj}:,*^&:Tv`BDDG@KRRS0UUjWXPYVZZ[\p^`bcZe,fghjmoNrzuwz>~L"
 
j:,*^&:Tv``bbe@ippq0ssjuvPwVxxyzp|~Z,Nzؕ>L"
 
j:,*^&:Tv`~:,Z(t(DFPޚrP`ȡ$^F`*zxV.N`2ʢl^0ZZv&x&$V&6xL\
 
`0-2`2l^0ZZv&x&$V&6xL\
 
` !#&/03506?MR`2l^0ZZv&x&$V        &6xL!\&()-.4
 
>`BCEHQRUW0Xaot`   J     
 
                     B                    n          n          >     H               H     2           #     $     &	&	F(	x)	H+	.	X0	3	<6	8	n;     ?     A     ~F     H     J     M     N     T     ,^     b     c     e     h     q      s     u     w     Rx               6     H&
 
35689<=?@BCEFGIJLMPQSTUXYZ\^_abceghjkmnpqsuvwyz|}   
 

klmnpqrstuvwxyz{|~ 
 

 !"#$%&'(*+,-./013!"#$%&'()*+,-./023456789:;<=>?@ABCDEFGHIKLMNOPQRT;<=>@BCDEFGHIJKLMNOPRSTUVWXYZ[\]^_`abcefghijklmnopqrsuLy (
)Y!D%4').35;=|BJM47;>ADHKORW[]`dfilortx{~Unknownhiroshi\!BI_uwz 7:=dq



%H_l(4Pgt
 
)CKI %%%%%%XXXXXXXXXX(?HKr       
4FPWZ_mpvtX!tBtX!tX!tBt *4l[\,"$]@ִx
 
@/[(    
 

 

 

 
sJA ?UART_Blocks.emf,"\
 

 
3-
"Z
 
0
 
s*o+        fB
 
1@
 
6DjJ*    Z
 
2
 
s*fo)        fB
 
3
 
6D33o(    l
 
4
 
0̙'  
l
 
5
 
0̙
T
 
6
 
c$̙&
 
l
 
7
 
0̙
l
 
8
 
0
̙

rB
 
9
 
BDjJ?%Z
 
:
 
s*̙o$Z
 
;
 
s*̙o#lB
 
<
 
<D33o"fB
 
=@
 
6D33o!Z
 
>
 
s*o fB
 
?@
 
6D33ol
 
@
 
0̙
l
 
A
 
0̙
l
 
B
 
0
 
̙
 


 
Z
 
C
 
s*olB
 
D
 
<D33ofB
 
E
 
6D33ol
 
F
 
0  ̙
   lB
 
G
 
<D33olB
 
H
 
<D33o`B
 
I@
 
0DԔxB
 
J
 
HDjJ?l
 
K
 
0̙      
l
 
L
 
0̙

l
 
M
 
0̙
rB
 
N
 
BD?l
 
O
 
0̙
rB
 
P@
 
BD?lB
 
Q@
 
<D?rB
 
R
 
BD?xB
 
S
 
HD1?Z
 
T
 
s*oxB
 
U
 
HDjJ?l
 
V
 
0̙
l
 
W
 
0̙
l
 
X
 
0̙
f
 
Y
 
s*̙
rB
 
Z@
 
BD1?rB
 
[
 
BD1?B
 
S       ?FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFI7
bt@tAdJ t[T

tX]tZd    tW,
 
tV$<tYNZtKVBtBV      
 
t8"L&ptO"TL&tL
<tM<t5;tUtTtStRTtQ"tP8"tN8)"*tJmtIj%    tHtGtF
 
YtE
 
tD
 
TtC?*   t?ot>A,t=
 

 
t<t;PTKt:%6Bt9mt6m"t4`B!t3wxTt2:T5t1t0m4t4J/!2t
_Hlt506287841
_Ref506287525IntroductionIOportsClocks  Registers
_Hlt532054625
_Hlt532054626
_Hlt510784892
_Hlt512415133
_Hlt512415149
_Hlt512419506
_Hlt512415141
_Hlt522677951
_Hlt257705768
_Hlt510784927IERIIRFCRLCRMCRLSRMSRDivisorLatchesDebug1Debug2   OperationArchitecture
_Hlt532050089
_Hlt532050090
 
C-lnx("&.2v68;EGGI@@
 

@@@<I.mo{+"&.268; EGGI.HtN\!J_xz
 
;=r


&Hm5PuFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFG9GGGGGGGGG@HKHOHaHbHbHcHdHkHHHHHIItFcHdHHHHHHHHHHHHHHHHHIIII!I1I3I6I8ISIUIbIdIIIIIhiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshi6F:\uart16550\openCore_vesoin\uart_oc\doc\UART_spec.doc|LJN}ȜkM~~L8˚KDC,B,A@^JR @\J x
|Hm,l5\C>>>8ZT ^`.^`.88^8`.^`.^`OJQJo(^`OJQJo(88^8`OJQJo(^`OJQJo(hh^h`.hh^h`OJQJo(h^h`OJQJo(hh^h`OJQJo(hh^h`.P^`P..^`...x        ^`x....   ^`
 
..... 
 
X^
 
`X......        
^`.......       
8^`8........   
`^``.........hh^h`h^h`OJQJo(>,l5x
8ZT\J~}|@    XXC$Eƀb'mHnHCJmHnH$C$Eƀb'nHo(P.0=ABEGHt}#$%+23;KLMN^aw#&6ACIahvw|	!(8:?BXceq


JSR[WX()+4klmno
+/:;22222222222222222222333333 3!3"3#3+3/333537383:3=3@3A3I3J3W3X3Y3Z3[3\3n3o3p3v67788;E!ExEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFGG#G.G0G8G
 
0X 1Z 1h 0j 1p 1x 1 1 1&
 
1 1&
 
1 1 1&
 
0 0 1 0 0 0 1| 0 1 0 1 1 1 0 1 1 1 0 0 0 1
 
                1          1<          1R          1
 1n          1          1          1d$
 
0          1          1          1
 
        1
 
        1. 12 14 1.
 
        1^
 
        1l
 
        1f$
 
0
 
        1
 
        1
 
        1
 
        1
 
        1 1
 
        1 0 1h$
 
0< 1F 1L 1r 1 1 1 1 1 1j$
 
0 1 1 14 1J 1\x 1` 1 1 1l$
 
0 1 1 1 1
 1^ 10
 1`
 1n
 1p$
 
1
 0
 0
 1~ 0 1<	0N	1	0	1f	0x	1	0 	0n 	1p 	1t 	0 	1 	0!	1#	1#	1$	0"$	1$$	1($	1*$	1,$	1.$	16$	1<$	0>$  0@$ 1V$ 0\$ 0$ 0$ 0$ 0$ 0% 0% 0& 1& 1"& 04& 0& 1& 1& 0& 0$' 0&' 1(' 0*' 0,' 0= 0= 1h> 1p> 0> 1> 1> 1> 0> 0> 1t$
 
1> 0&@        0(@   0g 0g 1g 1g 1g 1g 1g 1g 1g 1g 1g 1g 1g 0h 0h 1h 1.h 10h 12h 14h 16h 0Fh 1Rh 1ph 1rh 1th 0vh 0xh 1zh 1|h 0h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 0h 1h 0i 0i 0i 0"o 0rq 0tq 0`s 0bs 0Vx 0^ 0x 1& 0 0 1 1 1 1 1 1 1 1ď 1Ə 1ȏ 1ʏ 1̏ 1Ώ 1Џ 1ҏ 1ԏ 1֏ 1؏ 1ڏ 1܏ 1ޏ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 
       1 1 1 1 0L 1 1j 1r 1| 1 1&&
 
0 1 1 1 1N 1V 1l 0 1 1 1 1  16&
 
0& 1. 10 1B 1 1 1 1:&
 
1Ȓ 1ʒ 1֒ 1 1>&
 
1 0 0 0B&
 
1 1 1 1* 16 1D&
 
0< 0 0 0 0 0“ 0Γ 0Г 0ؓ 0ړ 0 0 0 1 0 0 0 04 06 0V 0X 0t 0v 0 0 0 1 1 1Ȕ 1̔ 1Δ 0Д 0ܔ 0ޔ 0 0 04 16 0F 0H 0J 0L GzTimes New Roman5Symbol3&zArial3	h-3 fg75	h-3 00007Century3zTimes;Wingdings96h-3 000005"Geneva?1     Courier New"1h
TFT2C
 
~:|8A#r0dG"GC:\Program Files\Microsoft Office\Sjablonen\Specifications_Template.dotSpecifications Template"Template for Core's SpecificationsRichard HerveillehiroshiK     RMbjbjXX(
 
a2a2Ft(]D^MMM@NO^Az_|a"b"b8b!}z|9;;;;;;$Z_wh!}_"b8b_&""b8b9^^930b98b^d^bKM-$Root Entry  FV dData
 
i1Table WordDocument(
 
       http://www.opencores.org/A0UART_Blocks.emfOh+'00     @L
 
ht
Specifications Template#Template for Core's SpecificationssRichard Herveilles ichSpecifications_Template.dothiroshi50oMicrosoft Word 8.0l@@T;qd@@ě]C
 
~:
 
 FMicrosoft Word 
 
MSWordDocWord.Document.89q՜.+,D՜.+,\hp
Flextronics SemiconductorRT|GSpecifications TemplateTitle(RZ

 
 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`fghijklmnopqrstuvwxyz{|}~
 
_PID_GUID_PID_HLINKSAN{36AAFB4A-C7F2-475F-8985-B94C6280DE75}ATa"BDebug2a!?Debug1tl<DivisorLatchesms9MSRls6LSRmc3MCRlc0LCRfc-FCRii*IIRie'IERKhttp://www.opencores.org/Khttp://www.opencores.org/K-fD
 
                       &     (     .     L     M     V     X     ^     w     x                                                                                
 

 

 

 

 
 
1
 
2
 
9
 
;
 
B
 
d
 
 
 
 
 
 
 
 
 
 
$=>HJPhisu|  #%+?@CJXY^eq}~

 




+
,
<
>
@
B
W
X
{
}










')+-GHnprt68:<OPvxz|357:WXY()MPSUklmo$4CDFIv<=>OP}~M-.0248M \]_acgt-.&')+#3CTUVno;JYZ\_89;>L]        !!!!!!"!"""$"'"A"l"""""""2#3#9#@#L#M#O#Q#z############4$5$7$9$$$$$$$%%%%%%%%%%%%%&&&&+&,&.&0&K&l&&&&&&((()(+(-(I(	)9):)<)>)[)V******7,j,k,m,o,,1-B-C-E-G-d--.
.........0
000&0'0)0+0P0{0|0~0000000A1B1D1F1q111111111$2%2'2)2h2i2k2m222222223!3"3-3\3o3p35u6v66667777777777778888H8I8O8Q8n8o8u8w88888889999999999990:1:6:8:K:L:R:T:::::::::::::;;;;;;;;L<M<===>>??????@L@t@@AA=A>AAAB7CCCEEEEE!E"EFFFFFF:G;GGGGGbHcHdHHHHHHHHHHHHHHHHHIIII I!I2I3I7I8INIOI]I^IzI{III00000000000000000000800000`00H@00H00H00000000000000000000000000000000000000000000000@00F0F0F0F0F0F 0F 0F 0F 0F0F0F000000000000000000000000000000000000000000000000000000000000000r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       0r       00i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
0i
 
000000000000000000000000@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@00@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0A"@0@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0%@0@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.@0\.B2B2B2B2B2B2B2B2B2B2@0B2@0B2@0@0    6@0       6@0       6       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6@0       6       6@0@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0)8@0@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0:@0.?@0.?@0.? 0.? 0.? 0.? 0.? 0.?@0.?@0.?@0.? 0.? 0.? 0.? 0.? 0.?@0.?@0.?@0.?@0.?@0.?@0DD@0D@0D@0D@0D@@@@@@@@
 
 KK





sssvK#*>$FIO\e8g4jt:"اԪ0|@(ORRj-r
 
       
 
        |     &               8(
 
2:NVo})2 1JS?AQdte^
fEJ4/ !R#%&'j)),13d4v56n;<l=I>>vCJh"&$$'B+223055j78P9V::;<p>@BCZE,FGHJMONRzUWZ>^`ehLi"m
 
nsj}:,*^&:Tv`BDDG@KRRS0UUjWXPYVZZ[\p^`bcZe,fghjmoNrzuwz>~L"
 
j:,*^&:Tv``bbe@ippq0ssjuvPwVxxyzp|~Z,Nzؕ>L"
 
j:,*^&:Tv`~:,Z(t(DFPޚrP`ȡ$^F`*zxV.N`2ʢl^0ZZv&x&$V&6xL\
 
`0-2`2l^0ZZv&x&$V&6xL\
 
` !#&/03506?MR`2l^0ZZv&x&$V        &6xL!\&()-.4
 
>`BCEHQRUW0Xaot`   J     
 
                     B                    n          n          >     H               H     2           #     $     &	&	F(	x)	H+	.	X0	3	<6	8	n;     ?     A     ~F     H     J     M     N     T     ,^     b     c     e     h     q      s     u     w     Rx               6     8(
 
35689<=?@BCEFGIJLMPQSTUXYZ\^_abceghjkmnpqsuvwyz|}   
 

klmnpqrstuvwxyz{|~ 
 

 !"#$%&'(*+,-./013!"#$%&'()*+,-./023456789:;<=>?@ABCDEFGHIKLMNOPQRT;<=>@BCDEFGHIJKLMNOPRSTUVWXYZ[\]^_`abcefghijklmnopqrsuLy (
)Y!D%4').35;=|BJM47;>ADHKORW[]`dfilortx{~Unknownhiroshi\!BI_uwz 7:=dq



%H_l(4Pgt
 
)CKI %%%%%%XXXXXXXXXX(?HKr       
4FPWZ_mpvtX!tBtX!tX!tBt $4l[\,"$]@ִx
 
@/[(    
 

 

 

 
sJA ?UART_Blocks.emf,"\
 

 
3-
"Z
 
0
 
s*o+        fB
 
1@
 
6DjJ*    Z
 
2
 
s*fo)        fB
 
3
 
6D33o(    l
 
4
 
0̙'  
l
 
5
 
0̙
T
 
6
 
c$̙&
 
l
 
7
 
0̙
l
 
8
 
0
̙

rB
 
9
 
BDjJ?%Z
 
:
 
s*̙o$Z
 
;
 
s*̙o#lB
 
<
 
<D33o"fB
 
=@
 
6D33o!Z
 
>
 
s*o fB
 
?@
 
6D33ol
 
@
 
0̙
l
 
A
 
0̙
l
 
B
 
0
 
̙
 


 
Z
 
C
 
s*olB
 
D
 
<D33ofB
 
E
 
6D33ol
 
F
 
0  ̙
   lB
 
G
 
<D33olB
 
H
 
<D33o`B
 
I@
 
0DԔxB
 
J
 
HDjJ?l
 
K
 
0̙      
l
 
L
 
0̙

l
 
M
 
0̙
rB
 
N
 
BD?l
 
O
 
0̙
rB
 
P@
 
BD?lB
 
Q@
 
<D?rB
 
R
 
BD?xB
 
S
 
HD1?Z
 
T
 
s*oxB
 
U
 
HDjJ?l
 
V
 
0̙
l
 
W
 
0̙
l
 
X
 
0̙
f
 
Y
 
s*̙
rB
 
Z@
 
BD1?rB
 
[
 
BD1?B
 
S       ?FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFI7
bt@tAdJ t[T

tX]tZd    tW,
 
tV$<tYNZtKVBtBV      
 
t8"L&ptO"TL&tL
<tM<t5;tUtTtStRTtQ"tP8"tN8)"*tJmtIj%    tHtGtF
 
YtE
 
tD
 
TtC?*   t?ot>A,t=
 

 
t<t;PTKt:%6Bt9mt6m"t4`B!t3wxTt2:T5t1t0m4t4J/!2t
_Hlt506287841
_Ref506287525IntroductionIOportsClocks  Registers
_Hlt532054625
_Hlt532054626
_Hlt510784892
_Hlt512415133
_Hlt512415149
_Hlt512419506
_Hlt512415141
_Hlt522677951
_Hlt257705768
_Hlt510784927IERIIRFCRLCRMCRLSRMSRDivisorLatchesDebug1Debug2   OperationArchitecture
_Hlt532050089
_Hlt532050090
 
C-lnx("&.2v68;EGGI@@
 

@@@<I.mo{+"&.268; EGGI.HtN\!J_xz
 
;=r


&Hm5PuFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFG9GGGGGGGGG@HKHOHaHbHbHcHdHkHHHHHIIt\!J_xz
 
;=r


&Hm5PuFG9GGGGGGG@HKHOHaHcHdHkHHHHHHHHHHHHHHHHHHIIII!I1I3I6I8IMIMIOI\I^IyI{IIIIhiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshiF:\uart_oc\doc\UART_spec.dochiroshi6F:\uart16550\openCore_vesoin\uart_oc\doc\UART_spec.dochiroshi6F:\uart16550\openCore_vesoin\uart_oc\doc\UART_spec.doc|LJN}ȜkM~~L8˚KDC,B,A@^JR @\J   x
|Hm,l5\C>>>8ZT ^`.^`.88^8`.^`.^`OJQJo(^`OJQJo(88^8`OJQJo(^`OJQJo(hh^h`.hh^h`OJQJo(h^h`OJQJo(hh^h`OJQJo(hh^h`.P^`P..^`...x        ^`x....   ^`
 
..... 
 
X^
 
`X......        
^`.......       
8^`8........   
`^``.........hh^h`h^h`OJQJo(>,l5x
8ZT\J~}|@   C$Eƀb'mHnHCJmHnH$C$Eƀb'nHo(D.0=ABEGHt}#$%+23;KLMN^aw#&6ACIahvw|	!(8:?BXceq


JSR[WX()+4klmno
+/:;22222222222222222222333333 3!3"3#3+3/333537383:3=3@3A3I3J3W3X3Y3Z3[3\3n3o3p3v67788;E!ExEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFGG#G.G0G8G
 
0X 1Z 1h 0j 1p 1x 1 1 1(
 
1 1
 
(
 
1 1 1(
 
0 0 1 0 0 0 1| 0 1 0 1 1 1 0 1 1 1 0 0 0 1
 
                1          1<          1R          1
 1n          1          1          1d$
 
0          1          1          1
 
        1
 
        1. 12 14 1.
 
        1^
 
        1l
 
        1f$
 
0
 
        1
 
        1
 
        1
 
        1
 
        1 1
 
        1 0 1h$
 
0< 1F 1L 1r 1 1 1 1 1 1j$
 
0 1 1 14 1J 1\x 1` 1 1 1l$
 
0 1 1 1 1
 1^ 10
 1`
 1n
 1p$
 
1
 0
 0
 1~ 0 1<	0N	1	0	1f	0x	1	0 	0n 	1p 	1t 	0 	1 	0!	1#	1#	1$	0"$	1$$	1($	1*$	1,$	1.$	16$	1<$	0>$  0@$ 1V$ 0\$ 0$ 0$ 0$ 0$ 0% 0% 0& 1& 1"& 04& 0& 1& 1& 0& 0$' 0&' 1(' 0*' 0,' 0= 0= 1h> 1p> 0> 1> 1> 1> 0> 0> 1t$
 
1> 0&@        0(@   0g 0g 1g 1g 1g 1g 1g 1g 1g 1g 1g 1g 1g 0h 0h 1h 1.h 10h 12h 14h 16h 0Fh 1Rh 1ph 1rh 1th 0vh 0xh 1zh 1|h 0h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 1h 0h 1h 0i 0i 0i 0"o 0rq 0tq 0`s 0bs 0Vx 0^ 0x 1& 0 0 1 1 1 1 1 1 1 1ď 1Ə 1ȏ 1ʏ 1̏ 1Ώ 1Џ 1ҏ 1ԏ 1֏ 1؏ 1ڏ 1܏ 1ޏ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 
       1 1 1 1 0L 1 1j 1r 1| 1 1(
 
0 1 1 1 1N 1V 1l 0 1 1 1 1  1&(
 
0& 1. 10 1B 1 1 1 1*(
 
1Ȓ 1ʒ 1֒ 1 1.(
 
1 0 0 02(
 
1 1 1 1* 16 14(
 
0< 0 0 0 0 0“ 0Γ 0Г 0ؓ 0ړ 0 0 0 1 0 0 0 04 06 0V 0X 0t 0v 0 0 0 1 1 1Ȕ 1̔ 0ڔ 0ܔ 0ޔ 0 0 04 16 0F 0H 0J 0L GzTimes New Roman5Symbol3&zArial3	h-3 fg75	h-3 00007Century3zTimes;Wingdings96h-3 000005"Geneva?1     Courier New"1h
T[FT3C
 
~:|8A#0dG"GC:\Program Files\Microsoft Office\Sjablonen\Specifications_Template.dotSpecifications Template"Template for Core's SpecificationsRichard HerveillehiroshiK   PMbjbjXX*
 
a2a2Ft"]qDȅ***6ȅ/)zDz|3555555$+-ZYu#huuY        &   u"3ȅȅu3 R -
0̄3J0WȅbK*D$Root Entry   FV 0W`Data
 
i1Table WordDocumentX*
 
   
 

 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWY]abcdSummaryInformation(DocumentSummaryInformation8(CompObjf0Table}.a

 
 !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`fbdeghijklmnopqrstuvwxyz{|}~
 
 FMicrosoft Word 
 
MSWordDocWord.Document.89q՜.+,D՜.+,\hp
Flextronics SemiconductorRT|GSpecifications TemplateTitle(RZ
 
_PID_GUID_PID_HLINKSAN{36AAFB4A-C7F2-475F-8985-B94C6280DE75}ATa"BDebug2a!?Debug1tl<DivisorLatchesms9MSRls6LSRmc3MCRlc0LCRfc-FCRii*IIRie'IERKhttp://www.opencores.org/Khttp://www.opencores.org/Khttp://www.opencores.org/A0UART_Blocks.emfOh+'00     @L
 
ht
Specifications Template#Template for Core's SpecificationssRichard Herveilles ichSpecifications_Template.dothiroshi51oMicrosoft Word 8.0l@p! @T;qd@@r=C
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.