OpenCores
URL https://opencores.org/ocsvn/t400/t400/trunk

Subversion Repositories t400

[/] [t400/] [trunk/] [sw/] [verif/] [black_box/] [retsk/] [test.asm] - Diff between revs 176 and 179

Only display areas with differences | Details | Blame | View Log

Rev 176 Rev 179
        ;; *******************************************************************
        ;; *******************************************************************
        ;; $Id: test.asm,v 1.1.1.1 2006-05-06 01:56:45 arniml Exp $
        ;; $Id: test.asm 179 2009-04-01 19:48:38Z arniml $
        ;;
        ;;
        ;; Checks the RETSK instruction.
        ;; Checks the RETSK instruction.
        ;;
        ;;
        ;; the cpu type is defined on asl's command line
        ;; the cpu type is defined on asl's command line
        org     0x00
        org     0x00
        clra
        clra
page_0:
page_0:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_1
        jmp     page_1
        org     0x045 - 2
        org     0x045 - 2
        jmp     fail
        jmp     fail
page_1:
page_1:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_2
        jmp     page_2
        org     0x09a - 2
        org     0x09a - 2
        jmp     fail
        jmp     fail
page_2:
page_2:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_3
        jmp     page_3
        org     0x0dd - 2
        org     0x0dd - 2
        jmp     fail
        jmp     fail
page_3:
page_3:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_4
        jmp     page_4
        org     0x130 - 2
        org     0x130 - 2
        jmp     fail
        jmp     fail
page_4:
page_4:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_5
        jmp     page_5
        org     0x164 - 2
        org     0x164 - 2
        jmp     fail
        jmp     fail
page_5:
page_5:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_6
        jmp     page_6
        org     0x1ac - 2
        org     0x1ac - 2
        jmp     fail
        jmp     fail
page_6:
page_6:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_7
        jmp     page_7
        org     0x1e1 - 2
        org     0x1e1 - 2
        jmp     fail
        jmp     fail
page_7:
page_7:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        IF      MOMCPUNAME <> "COP410"
        IF      MOMCPUNAME <> "COP410"
        jmp     page_8
        jmp     page_8
        ELSEIF
        ELSEIF
        jmp     pass
        jmp     pass
        ENDIF
        ENDIF
        ;; *******************************************************************
        ;; *******************************************************************
        ;; Subroutine target, execute RET
        ;; Subroutine target, execute RET
        ;;
        ;;
        org     0x012 - 2
        org     0x012 - 2
        jmp     fail
        jmp     fail
target:
target:
        retsk
        retsk
        ;;
        ;;
        ;; *******************************************************************
        ;; *******************************************************************
        include "pass_fail.asm"
        include "pass_fail.asm"
        IF      MOMCPUNAME <> "COP410"
        IF      MOMCPUNAME <> "COP410"
        org     0x205 - 2
        org     0x205 - 2
        jmp     fail
        jmp     fail
page_8:
page_8:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_9
        jmp     page_9
        org     0x246 - 2
        org     0x246 - 2
        jmp     fail
        jmp     fail
page_9:
page_9:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_a
        jmp     page_a
        org     0x270 - 2
        org     0x270 - 2
        jmp     fail
        jmp     fail
page_a:
page_a:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_b
        jmp     page_b
        org     0x2f0 - 2
        org     0x2f0 - 2
        jmp     fail
        jmp     fail
page_b:
page_b:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_c
        jmp     page_c
        org     0x311 - 2
        org     0x311 - 2
        jmp     fail
        jmp     fail
page_c:
page_c:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_d
        jmp     page_d
        org     0x35c - 2
        org     0x35c - 2
        jmp     fail
        jmp     fail
page_d:
page_d:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_e
        jmp     page_e
        org     0x3b3 - 2
        org     0x3b3 - 2
        jmp     fail
        jmp     fail
page_e:
page_e:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     page_f
        jmp     page_f
        org     0x3c8 - 2
        org     0x3c8 - 2
        jmp     fail
        jmp     fail
page_f:
page_f:
        jsr     target
        jsr     target
        jmp     fail
        jmp     fail
        jmp     pass
        jmp     pass
        ENDIF
        ENDIF
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.