###############################################################################
|
###############################################################################
|
#
|
#
|
# $Id: gen_ise_project.tcl,v 1.1 2008-04-26 22:13:59 arniml Exp $
|
# $Id: gen_ise_project.tcl 179 2009-04-01 19:48:38Z arniml $
|
#
|
#
|
# Based on
|
# Based on
|
# Created by Phil Hays, Xilinx
|
# Created by Phil Hays, Xilinx
|
# Setup Xilinx environment, then run from Unix with "xtclsh dice.tcl"
|
# Setup Xilinx environment, then run from Unix with "xtclsh dice.tcl"
|
#
|
#
|
# This Tcl script will implement a design and load it in the S3E FPGA on
|
# This Tcl script will implement a design and load it in the S3E FPGA on
|
# the Spartan 3E Starter Kit Board
|
# the Spartan 3E Starter Kit Board
|
#
|
#
|
# There are two ucf files, one for pins and one for timing
|
# There are two ucf files, one for pins and one for timing
|
#
|
#
|
###############################################################################
|
###############################################################################
|
# Contact : e-mail hotline@xilinx.com
|
# Contact : e-mail hotline@xilinx.com
|
# phone + 1 800 255 7778
|
# phone + 1 800 255 7778
|
#
|
#
|
# Disclaimer: LIMITED WARRANTY AND DISCLAMER. These designs are
|
# Disclaimer: LIMITED WARRANTY AND DISCLAMER. These designs are
|
# provided to you "as is". Xilinx and its licensors make and you
|
# provided to you "as is". Xilinx and its licensors make and you
|
# receive no warranties or conditions, express, implied,
|
# receive no warranties or conditions, express, implied,
|
# statutory or otherwise, and Xilinx specifically disclaims any
|
# statutory or otherwise, and Xilinx specifically disclaims any
|
# implied warranties of merchantability, non-infringement, or
|
# implied warranties of merchantability, non-infringement, or
|
# fitness for a particular purpose. Xilinx does not warrant that
|
# fitness for a particular purpose. Xilinx does not warrant that
|
# the functions contained in these designs will meet your
|
# the functions contained in these designs will meet your
|
# requirements, or that the operation of these designs will be
|
# requirements, or that the operation of these designs will be
|
# uninterrupted or error free, or that defects in the Designs
|
# uninterrupted or error free, or that defects in the Designs
|
# will be corrected. Furthermore, Xilinx does not warrant or
|
# will be corrected. Furthermore, Xilinx does not warrant or
|
# make any representations regarding use or the results of the
|
# make any representations regarding use or the results of the
|
# use of the designs in terms of correctness, accuracy,
|
# use of the designs in terms of correctness, accuracy,
|
# reliability, or otherwise.
|
# reliability, or otherwise.
|
#
|
#
|
# LIMITATION OF LIABILITY. In no event will Xilinx or its
|
# LIMITATION OF LIABILITY. In no event will Xilinx or its
|
# licensors be liable for any loss of data, lost profits, cost
|
# licensors be liable for any loss of data, lost profits, cost
|
# or procurement of substitute goods or services, or for any
|
# or procurement of substitute goods or services, or for any
|
# special, incidental, consequential, or indirect damages
|
# special, incidental, consequential, or indirect damages
|
# arising from the use or operation of the designs or
|
# arising from the use or operation of the designs or
|
# accompanying documentation, however caused and on any theory
|
# accompanying documentation, however caused and on any theory
|
# of liability. This limitation will apply even if Xilinx
|
# of liability. This limitation will apply even if Xilinx
|
# has been advised of the possibility of such damage. This
|
# has been advised of the possibility of such damage. This
|
# limitation shall apply not-withstanding the failure of the
|
# limitation shall apply not-withstanding the failure of the
|
# essential purpose of any limited remedies herein.
|
# essential purpose of any limited remedies herein.
|
#
|
#
|
# Copyright (c) 2006 Xilinx, Inc.
|
# Copyright (c) 2006 Xilinx, Inc.
|
# All rights reserved
|
# All rights reserved
|
#
|
#
|
###############################################################################
|
###############################################################################
|
# Version 1.0 - 19-Oct-2006
|
# Version 1.0 - 19-Oct-2006
|
# Initial version
|
# Initial version
|
###############################################################################
|
###############################################################################
|
|
|
###############################################################################
|
###############################################################################
|
# MAIN
|
# MAIN
|
###############################################################################
|
###############################################################################
|
# Modify the project settings for the specific design
|
# Modify the project settings for the specific design
|
#
|
#
|
# Make sure there are no files in the build directory that you may want to
|
# Make sure there are no files in the build directory that you may want to
|
# keep, as this TCL script cleans that directory by default!
|
# keep, as this TCL script cleans that directory by default!
|
###############################################################################
|
###############################################################################
|
|
|
# mandatory environment variable for project name: $MODULE
|
# mandatory environment variable for project name: $MODULE
|
if {[info exists env(MODULE)]} {
|
if {[info exists env(MODULE)]} {
|
set PROJECT $env(MODULE)
|
set PROJECT $env(MODULE)
|
puts "Info: Setting project name from \$MODULE: $PROJECT"
|
puts "Info: Setting project name from \$MODULE: $PROJECT"
|
} else {
|
} else {
|
puts "Error: Environment variable MODULE not set."
|
puts "Error: Environment variable MODULE not set."
|
exit 1
|
exit 1
|
}
|
}
|
|
|
# optional environment variable for build directory: $BLD
|
# optional environment variable for build directory: $BLD
|
# default is 'bld'
|
# default is 'bld'
|
puts -nonewline "Info: "
|
puts -nonewline "Info: "
|
if {[info exists env(BLD)]} {
|
if {[info exists env(BLD)]} {
|
set bld $env(BLD)
|
set bld $env(BLD)
|
puts -nonewline "Setting build directory from \$BLD"
|
puts -nonewline "Setting build directory from \$BLD"
|
} else {
|
} else {
|
set bld bld
|
set bld bld
|
puts -nonewline "Setting build directory to default"
|
puts -nonewline "Setting build directory to default"
|
}
|
}
|
puts ": $bld"
|
puts ": $bld"
|
|
|
# optional environment variable for source file compile list: $COMPILE_LIST
|
# optional environment variable for source file compile list: $COMPILE_LIST
|
# default is 'compile_list'
|
# default is 'compile_list'
|
puts -nonewline "Info: "
|
puts -nonewline "Info: "
|
if {[info exists env(COMPILE_LIST)]} {
|
if {[info exists env(COMPILE_LIST)]} {
|
set compile_list $env(COMPILE_LIST)
|
set compile_list $env(COMPILE_LIST)
|
puts -nonewline "Setting source file compile list from \$COMPILE_LIST"
|
puts -nonewline "Setting source file compile list from \$COMPILE_LIST"
|
} else {
|
} else {
|
set compile_list compile_list
|
set compile_list compile_list
|
puts -nonewline "Setting source file compile list to default"
|
puts -nonewline "Setting source file compile list to default"
|
}
|
}
|
puts ": $compile_list"
|
puts ": $compile_list"
|
|
|
if {[file exists $bld]} {
|
if {[file exists $bld]} {
|
puts "Deleting all existing project files in '$bld'"
|
puts "Deleting all existing project files in '$bld'"
|
# Perhaps ask ok here??
|
# Perhaps ask ok here??
|
# Or perhaps skip project creation if project exists??
|
# Or perhaps skip project creation if project exists??
|
file delete -force $bld
|
file delete -force $bld
|
}
|
}
|
puts "Creating new project directory in '$bld'..."
|
puts "Creating new project directory in '$bld'..."
|
file mkdir $bld
|
file mkdir $bld
|
|
|
###############################################################################
|
###############################################################################
|
# Put two ucf file into one.
|
# Put two ucf file into one.
|
# This could be made as complex as required, however for demonstration it is
|
# This could be made as complex as required, however for demonstration it is
|
# just a simple copy.
|
# just a simple copy.
|
###############################################################################
|
###############################################################################
|
|
|
puts "Creating new UCF file..."
|
puts "Creating new UCF file..."
|
|
|
set tempucf [file join $bld temp.ucf]
|
set tempucf [file join $bld temp.ucf]
|
set outfile [open $tempucf "w"]
|
set outfile [open $tempucf "w"]
|
set infile [open "timing.ucf" "r"]
|
set infile [open "timing.ucf" "r"]
|
while {![eof $infile]} {
|
while {![eof $infile]} {
|
puts $outfile [gets $infile]
|
puts $outfile [gets $infile]
|
}
|
}
|
close $infile
|
close $infile
|
close $outfile
|
close $outfile
|
#
|
#
|
puts "Creating new ISE project..."
|
puts "Creating new ISE project..."
|
cd $bld
|
cd $bld
|
project new $PROJECT.ise
|
project new $PROJECT.ise
|
project set family spartan3
|
project set family spartan3
|
project set device xc3s1000
|
project set device xc3s1000
|
project set package fg456
|
project set package fg456
|
project set speed -4
|
project set speed -4
|
|
|
|
|
###############################################################################
|
###############################################################################
|
# Modify the xfile add argument for the source files in the design
|
# Modify the xfile add argument for the source files in the design
|
###############################################################################
|
###############################################################################
|
|
|
puts "Adding source files..."
|
puts "Adding source files..."
|
set infile [open "../compile_list" "r"]
|
set infile [open "../compile_list" "r"]
|
while {![eof $infile]} {
|
while {![eof $infile]} {
|
xfile add "../[gets $infile]"
|
xfile add "../[gets $infile]"
|
}
|
}
|
xfile add temp.ucf
|
xfile add temp.ucf
|
|
|
|
|
###############################################################################
|
###############################################################################
|
# Set optional implementation options here. There is a problem with setting
|
# Set optional implementation options here. There is a problem with setting
|
# project properties that at least one source must be added to the project
|
# project properties that at least one source must be added to the project
|
# first. Therefore, the "project set" commands are after the "xfile add"
|
# first. Therefore, the "project set" commands are after the "xfile add"
|
# commands.
|
# commands.
|
###############################################################################
|
###############################################################################
|
|
|
puts "Setting project properties..."
|
puts "Setting project properties..."
|
|
|
project set {Optimization Goal} Area -process {Synthesize - XST}
|
project set {Optimization Goal} Area -process {Synthesize - XST}
|
project set {Optimization Effort} Normal -process {Synthesize - XST}
|
project set {Optimization Effort} Normal -process {Synthesize - XST}
|
#project set "Map Effort Level" High
|
#project set "Map Effort Level" High
|
#project set {Perform Timing-Driven Packing and Placement} 1
|
#project set {Perform Timing-Driven Packing and Placement} 1
|
project set {Place & Route Effort Level (Overall)} Standard
|
project set {Place & Route Effort Level (Overall)} Standard
|
#project set "Other Place & Route Command Line Options" "-intsyle xflow"
|
#project set "Other Place & Route Command Line Options" "-intsyle xflow"
|
project set {Generate Post-Place & Route Static Timing Report} true
|
project set {Generate Post-Place & Route Static Timing Report} true
|
project set {Report Unconstrained Paths} 10 -process {Generate Post-Place & Route Static Timing}
|
project set {Report Unconstrained Paths} 10 -process {Generate Post-Place & Route Static Timing}
|
project set {Report Type} {Verbose Report} -process {Generate Post-Place & Route Static Timing}
|
project set {Report Type} {Verbose Report} -process {Generate Post-Place & Route Static Timing}
|
project set {Create Binary Configuration File} 1 -process {Generate Programming File}
|
project set {Create Binary Configuration File} 1 -process {Generate Programming File}
|
|
|
project close
|
project close
|
|
|
