OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_1_beta/] [KNOWN_BUGS] - Diff between revs 105 and 109

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 105 Rev 109
Known bugs of the T48 uController core
Known bugs of the T48 uController core
======================================
======================================
Version: $Id: KNOWN_BUGS,v 1.1 2004-05-18 12:07:22 arniml Exp $
Version: $Date: 2004-05-20 22:00:59 $
 
 
Release 0.1 BETA
Release 0.1 BETA
----------------
----------------
 
 
 
******************************************************************************
 
External Program Memory ignored when EA = 0
 
 
 
The external Program Memory is always ignored when EA = 0 with the t8048 system
 
toplevel. Desired behaviour is to access external Program Memory when code
 
has to be fetched from an address location that is outside the internal
 
Program Memory.
 
 
 
Fixed in t8048.vhd 1.3
 
Fix will be included in next release.
 
 
******************************************************************************
******************************************************************************
ANL and ORL to P2 read port status instead of port output register
ANL and ORL to P2 read port status instead of port output register
The ANL and ORL instructions for P2 read the port status and apply the logical
The ANL and ORL instructions for P2 read the port status and apply the logical
operation on this value. Instead, they should read the port output register
operation on this value. Instead, they should read the port output register
and operate on this value.
and operate on this value.
Fixed in p2.vhd 1.5
Fixed in p2.vhd 1.5
Regression test:
Regression test:
white_box/p2_port_reg_conflict
white_box/p2_port_reg_conflict
Fix will be included in next release.
Fix will be included in next release.
******************************************************************************
******************************************************************************
Counter is not incremented
Counter is not incremented
When in counter mode, the timer/counter module does not increment upon a
When in counter mode, the timer/counter module does not increment upon a
falling edge of T1. Reason is a typo in the code for the edge detection signal
falling edge of T1. Reason is a typo in the code for the edge detection signal
t1_inc_s - it will never become true.
t1_inc_s - it will never become true.
Fixed in timer.vhd 1.3
Fixed in timer.vhd 1.3
Regression tests:
Regression tests:
black_box/cnt/cnt
black_box/cnt/cnt
black_box/cnt/int
black_box/cnt/int
Fix will be included in next release.
Fix will be included in next release.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.