URL
https://opencores.org/ocsvn/t48/t48/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 12 |
Rev 289 |
;; *******************************************************************
|
;; *******************************************************************
|
;; $Id: test.asm,v 1.1.1.1 2004-03-25 22:29:17 arniml Exp $
|
;; $Id: test.asm,v 1.1.1.1 2004-03-25 22:29:17 arniml Exp $
|
;;
|
;;
|
;; Test ANL A, @ Rr.
|
;; Test ANL A, @ Rr.
|
;; *******************************************************************
|
;; *******************************************************************
|
|
|
INCLUDE "cpu.inc"
|
INCLUDE "cpu.inc"
|
INCLUDE "pass_fail.inc"
|
INCLUDE "pass_fail.inc"
|
|
|
testR0R1 MACRO pos
|
testR0R1 MACRO pos
|
inc r0
|
inc r0
|
inc r1
|
inc r1
|
mov a, #(1 << pos)
|
mov a, #(1 << pos)
|
anl a, @r0
|
anl a, @r0
|
jnz fail
|
jnz fail
|
mov a, #0FFH
|
mov a, #0FFH
|
anl a, @r0
|
anl a, @r0
|
add a, #(~(0FFH - (1 << pos)) + 1) & 0FFH
|
add a, #(~(0FFH - (1 << pos)) + 1) & 0FFH
|
jnz fail
|
jnz fail
|
mov a, #(1 << pos)
|
mov a, #(1 << pos)
|
anl a, @r1
|
anl a, @r1
|
jnz fail
|
jnz fail
|
mov a, #0FFH
|
mov a, #0FFH
|
anl a, @r1
|
anl a, @r1
|
add a, #(~(0FFH - (1 << pos)) + 1) & 0FFH
|
add a, #(~(0FFH - (1 << pos)) + 1) & 0FFH
|
jnz fail
|
jnz fail
|
ENDM
|
ENDM
|
|
|
ORG 0
|
ORG 0
|
|
|
;; Start of test
|
;; Start of test
|
mov r0, #010H
|
mov r0, #010H
|
mov r1, #020H
|
mov r1, #020H
|
mov a, #0FEH
|
mov a, #0FEH
|
mov @r0, a
|
mov @r0, a
|
mov @r1, a
|
mov @r1, a
|
inc r0
|
inc r0
|
inc r1
|
inc r1
|
mov a, #0FDH
|
mov a, #0FDH
|
mov @r0, a
|
mov @r0, a
|
mov @r1, a
|
mov @r1, a
|
inc r0
|
inc r0
|
inc r1
|
inc r1
|
mov a, #0FBH
|
mov a, #0FBH
|
mov @r0, a
|
mov @r0, a
|
mov @r1, a
|
mov @r1, a
|
inc r0
|
inc r0
|
inc r1
|
inc r1
|
mov a, #0F7H
|
mov a, #0F7H
|
mov @r0, a
|
mov @r0, a
|
mov @r1, a
|
mov @r1, a
|
inc r0
|
inc r0
|
inc r1
|
inc r1
|
mov a, #0EFH
|
mov a, #0EFH
|
mov @r0, a
|
mov @r0, a
|
mov @r1, a
|
mov @r1, a
|
inc r0
|
inc r0
|
inc r1
|
inc r1
|
mov a, #0DFH
|
mov a, #0DFH
|
mov @r0, a
|
mov @r0, a
|
mov @r1, a
|
mov @r1, a
|
inc r0
|
inc r0
|
inc r1
|
inc r1
|
mov a, #0BFH
|
mov a, #0BFH
|
mov @r0, a
|
mov @r0, a
|
mov @r1, a
|
mov @r1, a
|
inc r0
|
inc r0
|
inc r1
|
inc r1
|
mov a, #07FH
|
mov a, #07FH
|
mov @r0, a
|
mov @r0, a
|
mov @r1, a
|
mov @r1, a
|
|
|
jmp goon
|
jmp goon
|
|
|
ORG 256
|
ORG 256
|
;;
|
;;
|
goon: mov r0, #00FH
|
goon: mov r0, #00FH
|
mov r1, #01FH
|
mov r1, #01FH
|
testR0R1 0
|
testR0R1 0
|
testR0R1 1
|
testR0R1 1
|
testR0R1 2
|
testR0R1 2
|
testR0R1 3
|
testR0R1 3
|
testR0R1 4
|
testR0R1 4
|
testR0R1 5
|
testR0R1 5
|
testR0R1 6
|
testR0R1 6
|
testR0R1 7
|
testR0R1 7
|
|
|
pass: PASS
|
pass: PASS
|
|
|
fail: FAIL
|
fail: FAIL
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.