OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif/] [black_box/] [xch/] [ind_rr/] [test.asm] - Diff between revs 289 and 292

Only display areas with differences | Details | Blame | View Log

Rev 289 Rev 292
        ;; *******************************************************************
        ;; *******************************************************************
        ;; $Id: test.asm,v 1.2 2004-04-04 13:28:33 arniml Exp $
        ;; $Id: test.asm,v 1.2 2004-04-04 13:28:33 arniml Exp $
        ;;
        ;;
        ;; Test XCH A, @ Rr.
        ;; Test XCH A, @ Rr.
        ;; *******************************************************************
        ;; *******************************************************************
        INCLUDE "cpu.inc"
        INCLUDE "cpu.inc"
        INCLUDE "pass_fail.inc"
        INCLUDE "pass_fail.inc"
testR0R1        MACRO   pos
testR0R1        MACRO   pos
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, @r0
        mov     a, @r0
        cpl     a
        cpl     a
        add     a, #~(1 << pos) & 0FFH
        add     a, #~(1 << pos) & 0FFH
        cpl     a
        cpl     a
        jnz     fail
        jnz     fail
        mov     a, @r1
        mov     a, @r1
        cpl     a
        cpl     a
        add     a, #~(1 << pos) & 0FFH
        add     a, #~(1 << pos) & 0FFH
        cpl     a
        cpl     a
        jnz     fail
        jnz     fail
        ENDM
        ENDM
        ORG     0
        ORG     0
        ;; Start of test
        ;; Start of test
        mov     r0, #010H
        mov     r0, #010H
        mov     r1, #020H
        mov     r1, #020H
        mov     a, #0FEH
        mov     a, #0FEH
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0FDH
        mov     a, #0FDH
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0FBH
        mov     a, #0FBH
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0F7H
        mov     a, #0F7H
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0EFH
        mov     a, #0EFH
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0DFH
        mov     a, #0DFH
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #0BFH
        mov     a, #0BFH
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        inc     r0
        inc     r0
        inc     r1
        inc     r1
        mov     a, #07FH
        mov     a, #07FH
        mov     @r0, a
        mov     @r0, a
        mov     @r1, a
        mov     @r1, a
        dec     r0
        dec     r0
        xch     a, @r0
        xch     a, @r0
        dec     r0
        dec     r0
        xch     a, @r0
        xch     a, @r0
        dec     r0
        dec     r0
        xch     a, @r0
        xch     a, @r0
        dec     r0
        dec     r0
        xch     a, @r0
        xch     a, @r0
        dec     r0
        dec     r0
        xch     a, @r0
        xch     a, @r0
        dec     r0
        dec     r0
        xch     a, @r0
        xch     a, @r0
        dec     r0
        dec     r0
        xch     a, @r0
        xch     a, @r0
        mov     r0, #017H
        mov     r0, #017H
        xch     a, @r0
        xch     a, @r0
        mov     a, @r1
        mov     a, @r1
        dec     r1
        dec     r1
        xch     a, @r1
        xch     a, @r1
        dec     r1
        dec     r1
        xch     a, @r1
        xch     a, @r1
        dec     r1
        dec     r1
        xch     a, @r1
        xch     a, @r1
        dec     r1
        dec     r1
        xch     a, @r1
        xch     a, @r1
        dec     r1
        dec     r1
        xch     a, @r1
        xch     a, @r1
        dec     r1
        dec     r1
        xch     a, @r1
        xch     a, @r1
        dec     r1
        dec     r1
        xch     a, @r1
        xch     a, @r1
        mov     r1, #027H
        mov     r1, #027H
        xch     a, @r1
        xch     a, @r1
        jmp     goon
        jmp     goon
        ORG     256
        ORG     256
        ;;
        ;;
goon:   mov     r0, #00FH
goon:   mov     r0, #00FH
        mov     r1, #01FH
        mov     r1, #01FH
        testR0R1        1
        testR0R1        1
        testR0R1        2
        testR0R1        2
        testR0R1        3
        testR0R1        3
        testR0R1        4
        testR0R1        4
        testR0R1        5
        testR0R1        5
        testR0R1        6
        testR0R1        6
        testR0R1        7
        testR0R1        7
        testR0R1        0
        testR0R1        0
pass:   PASS
pass:   PASS
fail:   FAIL
fail:   FAIL
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.