------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
-- --
|
-- --
|
-- This is the TOP-Level for TG68_fast to generate 68K Bus signals --
|
-- This is the TOP-Level for TG68_fast to generate 68K Bus signals --
|
-- --
|
-- --
|
-- Copyright (c) 2007-2008 Tobias Gubener <tobiflex@opencores.org> --
|
-- Copyright (c) 2007-2008 Tobias Gubener <tobiflex@opencores.org> --
|
-- --
|
-- --
|
-- This source file is free software: you can redistribute it and/or modify --
|
-- This source file is free software: you can redistribute it and/or modify --
|
-- it under the terms of the GNU Lesser General Public License as published --
|
-- it under the terms of the GNU Lesser General Public License as published --
|
-- by the Free Software Foundation, either version 3 of the License, or --
|
-- by the Free Software Foundation, either version 3 of the License, or --
|
-- (at your option) any later version. --
|
-- (at your option) any later version. --
|
-- --
|
-- --
|
-- This source file is distributed in the hope that it will be useful, --
|
-- This source file is distributed in the hope that it will be useful, --
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of --
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the --
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the --
|
-- GNU General Public License for more details. --
|
-- GNU General Public License for more details. --
|
-- --
|
-- --
|
-- You should have received a copy of the GNU General Public License --
|
-- You should have received a copy of the GNU General Public License --
|
-- along with this program. If not, see <http://www.gnu.org/licenses/>. --
|
-- along with this program. If not, see <http://www.gnu.org/licenses/>. --
|
-- --
|
-- --
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
------------------------------------------------------------------------------
|
--
|
--
|
-- Revision 1.02 2008/01/23
|
-- Revision 1.02 2008/01/23
|
-- bugfix Timing
|
-- bugfix Timing
|
--
|
--
|
-- Revision 1.01 2007/11/28
|
-- Revision 1.01 2007/11/28
|
-- add MOVEP
|
-- add MOVEP
|
-- Bugfix Interrupt in MOVEQ
|
-- Bugfix Interrupt in MOVEQ
|
--
|
--
|
-- Revision 1.0 2007/11/05
|
-- Revision 1.0 2007/11/05
|
-- Clean up code and first release
|
-- Clean up code and first release
|
--
|
--
|
-- known bugs/todo:
|
-- known bugs/todo:
|
-- Add CHK INSTRUCTION
|
-- Add CHK INSTRUCTION
|
-- full decode ILLEGAL INSTRUCTIONS
|
-- full decode ILLEGAL INSTRUCTIONS
|
-- Add FDC Output
|
-- Add FDC Output
|
-- add odd Address test
|
-- add odd Address test
|
-- add TRACE
|
-- add TRACE
|
-- Movem with regmask==x0000
|
-- Movem with regmask==x0000
|
|
|
|
|
|
|
library ieee;
|
library ieee;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_1164.all;
|
use ieee.std_logic_unsigned.all;
|
use ieee.std_logic_unsigned.all;
|
|
|
entity TG68 is
|
entity TG68 is
|
port(
|
port(
|
clk : in std_logic;
|
clk : in std_logic;
|
reset : in std_logic;
|
reset : in std_logic;
|
clkena_in : in std_logic:='1';
|
clkena_in : in std_logic:='1';
|
data_in : in std_logic_vector(15 downto 0);
|
data_in : in std_logic_vector(15 downto 0);
|
IPL : in std_logic_vector(2 downto 0):="111";
|
IPL : in std_logic_vector(2 downto 0):="111";
|
dtack : in std_logic;
|
dtack : in std_logic;
|
addr : out std_logic_vector(31 downto 0);
|
addr : out std_logic_vector(31 downto 0);
|
data_out : out std_logic_vector(15 downto 0);
|
data_out : out std_logic_vector(15 downto 0);
|
as : out std_logic;
|
as : out std_logic;
|
uds : out std_logic;
|
uds : out std_logic;
|
lds : out std_logic;
|
lds : out std_logic;
|
rw : out std_logic;
|
rw : out std_logic;
|
drive_data : out std_logic --enable for data_out driver
|
drive_data : out std_logic --enable for data_out driver
|
);
|
);
|
end TG68;
|
end TG68;
|
|
|
ARCHITECTURE logic OF TG68 IS
|
ARCHITECTURE logic OF TG68 IS
|
|
|
COMPONENT TG68_fast
|
COMPONENT TG68_fast
|
PORT (
|
PORT (
|
clk : in std_logic;
|
clk : in std_logic;
|
reset : in std_logic;
|
reset : in std_logic;
|
clkena_in : in std_logic;
|
clkena_in : in std_logic;
|
data_in : in std_logic_vector(15 downto 0);
|
data_in : in std_logic_vector(15 downto 0);
|
IPL : in std_logic_vector(2 downto 0);
|
IPL : in std_logic_vector(2 downto 0);
|
test_IPL : in std_logic;
|
test_IPL : in std_logic;
|
address : out std_logic_vector(31 downto 0);
|
address : out std_logic_vector(31 downto 0);
|
data_write : out std_logic_vector(15 downto 0);
|
data_write : out std_logic_vector(15 downto 0);
|
state_out : out std_logic_vector(1 downto 0);
|
state_out : out std_logic_vector(1 downto 0);
|
decodeOPC : buffer std_logic;
|
decodeOPC : buffer std_logic;
|
wr : out std_logic;
|
wr : out std_logic;
|
UDS, LDS : out std_logic
|
UDS, LDS : out std_logic
|
);
|
);
|
END COMPONENT;
|
END COMPONENT;
|
|
|
|
|
SIGNAL as_s : std_logic;
|
SIGNAL as_s : std_logic;
|
SIGNAL as_e : std_logic;
|
SIGNAL as_e : std_logic;
|
SIGNAL uds_s : std_logic;
|
SIGNAL uds_s : std_logic;
|
SIGNAL uds_e : std_logic;
|
SIGNAL uds_e : std_logic;
|
SIGNAL lds_s : std_logic;
|
SIGNAL lds_s : std_logic;
|
SIGNAL lds_e : std_logic;
|
SIGNAL lds_e : std_logic;
|
SIGNAL rw_s : std_logic;
|
SIGNAL rw_s : std_logic;
|
SIGNAL rw_e : std_logic;
|
SIGNAL rw_e : std_logic;
|
SIGNAL waitm : std_logic;
|
SIGNAL waitm : std_logic;
|
SIGNAL clkena_e : std_logic;
|
SIGNAL clkena_e : std_logic;
|
SIGNAL S_state : std_logic_vector(1 downto 0);
|
SIGNAL S_state : std_logic_vector(1 downto 0);
|
SIGNAL decode : std_logic;
|
SIGNAL decode : std_logic;
|
SIGNAL wr : std_logic;
|
SIGNAL wr : std_logic;
|
SIGNAL uds_in : std_logic;
|
SIGNAL uds_in : std_logic;
|
SIGNAL lds_in : std_logic;
|
SIGNAL lds_in : std_logic;
|
SIGNAL state : std_logic_vector(1 downto 0);
|
SIGNAL state : std_logic_vector(1 downto 0);
|
SIGNAL clkena : std_logic;
|
SIGNAL clkena : std_logic;
|
SIGNAL n_clk : std_logic;
|
SIGNAL n_clk : std_logic;
|
SIGNAL cpuIPL : std_logic_vector(2 downto 0);
|
SIGNAL cpuIPL : std_logic_vector(2 downto 0);
|
|
|
|
|
BEGIN
|
BEGIN
|
|
|
n_clk <= NOT clk;
|
n_clk <= NOT clk;
|
|
|
TG68_fast_inst: TG68_fast
|
TG68_fast_inst: TG68_fast
|
PORT MAP (
|
PORT MAP (
|
clk => n_clk, -- : in std_logic;
|
clk => n_clk, -- : in std_logic;
|
reset => reset, -- : in std_logic;
|
reset => reset, -- : in std_logic;
|
clkena_in => clkena, -- : in std_logic;
|
clkena_in => clkena, -- : in std_logic;
|
data_in => data_in, -- : in std_logic_vector(15 downto 0);
|
data_in => data_in, -- : in std_logic_vector(15 downto 0);
|
IPL => cpuIPL, -- : in std_logic_vector(2 downto 0);
|
IPL => cpuIPL, -- : in std_logic_vector(2 downto 0);
|
test_IPL => '0', -- : in std_logic;
|
test_IPL => '0', -- : in std_logic;
|
address => addr, -- : out std_logic_vector(31 downto 0);
|
address => addr, -- : out std_logic_vector(31 downto 0);
|
data_write => data_out, -- : out std_logic_vector(15 downto 0);
|
data_write => data_out, -- : out std_logic_vector(15 downto 0);
|
state_out => state, -- : out std_logic_vector(1 downto 0);
|
state_out => state, -- : out std_logic_vector(1 downto 0);
|
decodeOPC => decode, -- : buffer std_logic;
|
decodeOPC => decode, -- : buffer std_logic;
|
wr => wr, -- : out std_logic;
|
wr => wr, -- : out std_logic;
|
UDS => uds_in, -- : out std_logic;
|
UDS => uds_in, -- : out std_logic;
|
LDS => lds_in -- : out std_logic;
|
LDS => lds_in -- : out std_logic;
|
);
|
);
|
|
|
PROCESS (clk)
|
PROCESS (clk)
|
BEGIN
|
BEGIN
|
IF clkena_in='1' AND (clkena_e='1' OR state="01") THEN
|
IF clkena_in='1' AND (clkena_e='1' OR state="01") THEN
|
clkena <= '1';
|
clkena <= '1';
|
ELSE
|
ELSE
|
clkena <= '0';
|
clkena <= '0';
|
END IF;
|
END IF;
|
END PROCESS;
|
END PROCESS;
|
|
|
PROCESS (clk, reset, state, as_s, as_e, rw_s, rw_e, uds_s, uds_e, lds_s, lds_e)
|
PROCESS (clk, reset, state, as_s, as_e, rw_s, rw_e, uds_s, uds_e, lds_s, lds_e)
|
BEGIN
|
BEGIN
|
IF state="01" THEN
|
IF state="01" THEN
|
as <= '1';
|
as <= '1';
|
rw <= '1';
|
rw <= '1';
|
uds <= '1';
|
uds <= '1';
|
lds <= '1';
|
lds <= '1';
|
ELSE
|
ELSE
|
as <= as_s AND as_e;
|
as <= as_s AND as_e;
|
rw <= rw_s AND rw_e;
|
rw <= rw_s AND rw_e;
|
uds <= uds_s AND uds_e;
|
uds <= uds_s AND uds_e;
|
lds <= lds_s AND lds_e;
|
lds <= lds_s AND lds_e;
|
END IF;
|
END IF;
|
IF reset='0' THEN
|
IF reset='0' THEN
|
S_state <= "11";
|
S_state <= "11";
|
as_s <= '1';
|
as_s <= '1';
|
rw_s <= '1';
|
rw_s <= '1';
|
uds_s <= '1';
|
uds_s <= '1';
|
lds_s <= '1';
|
lds_s <= '1';
|
ELSIF rising_edge(clk) THEN
|
ELSIF rising_edge(clk) THEN
|
IF clkena_in='1' THEN
|
IF clkena_in='1' THEN
|
as_s <= '1';
|
as_s <= '1';
|
rw_s <= '1';
|
rw_s <= '1';
|
uds_s <= '1';
|
uds_s <= '1';
|
lds_s <= '1';
|
lds_s <= '1';
|
IF state/="01" OR decode='1' THEN
|
IF state/="01" OR decode='1' THEN
|
CASE S_state IS
|
CASE S_state IS
|
WHEN "00" => as_s <= '0';
|
WHEN "00" => as_s <= '0';
|
rw_s <= wr;
|
rw_s <= wr;
|
IF wr='1' THEN
|
IF wr='1' THEN
|
uds_s <= uds_in;
|
uds_s <= uds_in;
|
lds_s <= lds_in;
|
lds_s <= lds_in;
|
END IF;
|
END IF;
|
S_state <= "01";
|
S_state <= "01";
|
WHEN "01" => as_s <= '0';
|
WHEN "01" => as_s <= '0';
|
rw_s <= wr;
|
rw_s <= wr;
|
uds_s <= uds_in;
|
uds_s <= uds_in;
|
lds_s <= lds_in;
|
lds_s <= lds_in;
|
S_state <= "10";
|
S_state <= "10";
|
WHEN "10" =>
|
WHEN "10" =>
|
rw_s <= wr;
|
rw_s <= wr;
|
IF waitm='0' THEN
|
IF waitm='0' THEN
|
S_state <= "11";
|
S_state <= "11";
|
END IF;
|
END IF;
|
WHEN "11" =>
|
WHEN "11" =>
|
S_state <= "00";
|
S_state <= "00";
|
WHEN OTHERS => null;
|
WHEN OTHERS => null;
|
END CASE;
|
END CASE;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
IF reset='0' THEN
|
IF reset='0' THEN
|
as_e <= '1';
|
as_e <= '1';
|
rw_e <= '1';
|
rw_e <= '1';
|
uds_e <= '1';
|
uds_e <= '1';
|
lds_e <= '1';
|
lds_e <= '1';
|
clkena_e <= '0';
|
clkena_e <= '0';
|
cpuIPL <= "111";
|
cpuIPL <= "111";
|
drive_data <= '0';
|
drive_data <= '0';
|
ELSIF falling_edge(clk) THEN
|
ELSIF falling_edge(clk) THEN
|
IF clkena_in='1' THEN
|
IF clkena_in='1' THEN
|
as_e <= '1';
|
as_e <= '1';
|
rw_e <= '1';
|
rw_e <= '1';
|
uds_e <= '1';
|
uds_e <= '1';
|
lds_e <= '1';
|
lds_e <= '1';
|
clkena_e <= '0';
|
clkena_e <= '0';
|
drive_data <= '0';
|
drive_data <= '0';
|
CASE S_state IS
|
CASE S_state IS
|
WHEN "00" => null;
|
WHEN "00" => null;
|
WHEN "01" => drive_data <= NOT wr;
|
WHEN "01" => drive_data <= NOT wr;
|
WHEN "10" => as_e <= '0';
|
WHEN "10" => as_e <= '0';
|
uds_e <= uds_in;
|
uds_e <= uds_in;
|
lds_e <= lds_in;
|
lds_e <= lds_in;
|
cpuIPL <= IPL;
|
cpuIPL <= IPL;
|
drive_data <= NOT wr;
|
drive_data <= NOT wr;
|
IF state="01" THEN
|
IF state="01" THEN
|
clkena_e <= '1';
|
clkena_e <= '1';
|
waitm <= '0';
|
waitm <= '0';
|
ELSE
|
ELSE
|
clkena_e <= NOT dtack;
|
clkena_e <= NOT dtack;
|
waitm <= dtack;
|
waitm <= dtack;
|
END IF;
|
END IF;
|
WHEN OTHERS => null;
|
WHEN OTHERS => null;
|
END CASE;
|
END CASE;
|
END IF;
|
END IF;
|
END IF;
|
END IF;
|
END PROCESS;
|
END PROCESS;
|
|
|
